

PERSONAL INFORMATION

VALERIU BEIU



📍 Complex M, Str. Elena Dragoi nr. 2-4, 310330 Arad, Romania

☎ +40 (0)257 219-000

✉ valeriu.beiu@uav.ro

🌐 http://www.experts.scival.com/uaeu/expert.asp?n=Valeriu+Beiu&u_id=600

PERSONAL STATEMENT

I like to take abstract concepts for difficult but practical applications, turn them into efficient algorithms, and then design innovative VLSI circuits performing them optimally (e.g., at ultra-high speeds, with very low power/energy, highly reliable, etc.). I am extremely interested by emerging nanoelectronics and in particular by bio-/brain-inspired nano-architectures (massively parallel, adaptive/reconfigurable, fault-tolerant, using alternate communication schemes), and by their optimized designs inspired by arrays (e.g., biological/ion-channels, cellular, systolic).

My current research activities are focused on nano-architectures, my major aim being to strengthen cooperation on bio-/brain-inspired nano-architectures, promote education, and generate new funding opportunities. This endeavour is based on a wide international cooperation, as quite a large number of researchers are actively pursuing nano-architectural initiatives. My hope is that, through direct collaboration (special sessions, visits, grants, etc.), the number of experts joining such efforts will grow. The ultimate goal is to advance understanding of enabling architectures matching the novel nano-devices and associated communication schemes, performing research starting from ultra-low power reliability-enhanced bio-/brain-inspired circuitry up to large scale systems.

SPECIALIZATION

- Bio-/brain-inspired nano-architectures, i.e., fault-tolerant & low-power
- VLSI (ultra-low power, reliability enhanced gates/circuits/systems, novel communication schemes)
- Digital design (including threshold logic)
- Circuit and VLSI complexity
- Hardware implementations of neural networks (including constructive neural learning)
- Biological / neural computations and communication (including massively parallel architectures)
- Computer architectures and computer arithmetic

EXPERIENCE

- Involved in research for 36 years
- Holding management positions for over 20 years
- In executive positions for more than 10 years

EXPERTISE

My expertise encompasses a range of areas starting from circuit/VLSI complexity, going through information theory, optimization techniques, and neural computations, to advanced VLSI/nanoelectronics and adaptive/reconfigurable circuits and systems

Besides research, I have been teaching/lecturing since 1981. Between 1981 and 1983 I have been teaching part time, while since 1983 I have been teaching full time in the Computer Science & Engineering (CSE) Department of the University “Politehnica” of Bucharest (UPB): Assistant Professor (1983–1990), Senior Lecturer (1990–1995), and Associate Professor (1995–2001). Between 1984 and 1991 I supervised 29 MSc candidates. Between 2001 and 2005, I was with the School of Electrical Engineering & Computer Science (EECS), Washington State University (WSU), where I supervised two MSc and one PhD, and contributed to getting the ABET accreditation of the newly founded Computer Engineering program. In 2005 I joined the College of Information Technology (CIT), United Arab Emirates University (UAEU) and I also became visiting professor with the University of Ulster (UU). At UAEU I contributed to the ABET accreditation of the CIT, which started offering MSc programs in Fall 2013. That is why, since joining UAEU (in 2005), my graduate supervision has been limited to: invitations on 8 PhD evaluation committees, co-supervising 2 MSc, and advising 1 PostDoc, while since Fall 2015 I have started teaching in two of the graduate programs of the “Aurel Vlaicu” University of Arad (UAV). Additionally, I was invited to give 17 tutorials and 44 seminars/lectures.

BIO-SKETCH

I graduated in 1980 from the Computer Science & Engineering Department of the University “Politehnica” of Bucharest (Romania) with a MSc thesis on high-speed graphic workstations (Best MSc Thesis Award). I researched, designed and developed ultra high-speed floating-point units (FPUs) and central processing units (CPUs) for two years while with the Research Institute for Computer Techniques, Bucharest (Romania). Returning to the University “Politehnica” of Bucharest, I became Assistant Professor (1983), Senior Lecturer (1990), and Associate Professor (1995), teaching, researching (computer architecture, VLSI design, digital circuits, artificial neural networks), and supervising (29 MSc theses).

In 1991, being awarded both a Fulbright Research Fellowship (USA) and a PhD Scholarship (Belgium), I went for the doctoral studies, and have been on leave of absence from the University “Politehnica” of Bucharest (till 2001).

- 11/1991 – 11/1994 ▪ PhD candidate with the Electrical Engineering Department, Katholieke Universiteit Leuven (Belgium), where in May 1994 I earned my PhD *summa cum laude* (highest honours) for a thesis on area- and time-efficient VLSI implementations of artificial neural networks using threshold logic gates.
- 12/1994 – 09/1996 ▪ Human Capital and Mobility Individual Research Fellow of the European Union with the Centre for Neural Networks, King’s College London (UK), conducting research on programmable neural arrays.
- 10/1996 – 08/1998 ▪ Director’s Postdoctoral Fellow with the Space and Atmospheric Sciences Division, Los Alamos National Laboratory (USA), investigating adaptive / reconfigurable field programmable neural arrays for deployable adaptive processing systems.
- 09/1998 – 05/2001 ▪ CTO and co-founder of RN2R LLC and Fellow of Rose Research (Dallas, USA), coordinating research on ultra-fast low-power VLSI enabling neural-inspired gates and circuits.

From June 2001 I became an Associate Professor with the School of Electrical Engineering and Computer Science, Washington State University, involved in teaching (advanced VLSI/nanoelectronics, ASICs/FPGAs, neural computations, computer architecture), researching (low-power and highly reliable VLSI circuits, emerging biological-inspired nano-architectures), and supervising (1 PhD and 2 MSc theses). In March 2005 I was offered a visiting professor position with the School of Intelligent Systems, University of Ulster (Londonderry, UK), and in July 2005 I joined the College of Information Technology (CIT), United Arab Emirates University (UAEU, Al Ain, UAE) as Chair of Computer Engineering (2005–2006), where in 2006 I was promoted to Associate Dean for Research & Graduate Studies (2006–2011). Since August 2015 I joined “Aurel Vlaicu” University of Arad (UAV, Arad, Romania), while still having on-going research grants with UAEU.

I am/was PI on 28 grants/contracts, co-PI on 16 others, as well as PI on 93 short-term travel grants, all of these totalling over 51 M\$. The research results have been published or accepted for publication: 2 books (3 more in progress), 8 book chapters (7 invited, and 5 more in progress), 11 patents (1 more in progress), 28 journal papers (2 invited, and 5 more in progress), and over 190 conference papers (26 invited and 6 best paper awards); as well as presented over 380 times (out of which 190 invited keynote/tutorials/ presentations) and cited over 1200 times (excluding self-citations).

I have been a reviewer for the National Science Foundation (USA), the European Commission (EU), as well as for the science foundations of Belgium, Cyprus, Switzerland, UAE, as well as for many journals and conferences. I was an Associate Editor of the IEEE Transactions on Neural Networks (2005–2008) and of the IEEE Transactions on VLSI Systems (2011–2015), and I am an Associate Editor of the Nano Communication Networks (since 2010). I have contributed to organizing 109 international conferences and 10 invited workshops/sessions, chaired 56 conference sessions, and I am a Senior Member of the IEEE since 1996 (in 1997 I was the Program Chairman of the IEEE Los Alamos Section), a founding member of the European Neural Network Society (ENNS), and a member of: the Association for Computing Machinery (ACM), the International Neural Network Society (INNS), the EU Marie Curie Fellowship Association (MCFA), and the American Nano Society (ANS). Additionally, I am a member of the SRC-NNI Working Group on Novel Nano-architectures (since 2003), the IEEE CS Task Force on Nano-architectures (since 2005), and the IEEE Emerging Technologies Group on Nanoscale Communications (since 2010).

WORK EXPERIENCE

- Sept. 2015 – Present **Professor** Higher education
"Aurel Vlaicu" University of Arad (UAV), Faculties of Exact Sciences and Engineering
Complex M, Str. Elena Dragoi nr. 2-4, 310330 Arad, Romania
- Research on "Novel Bio-inspired Cellular Nano-Architectures" (PI on a research grant entitled BioCell-NanoART, POC-A1-A1.1.3-E-2015)
 - Teaching (graduate level) "Nano-Bio Fundamentals," "Neural Computations," and "Intelligent Circuits"
- Sept. 2008 – Aug. 2015 **Professor** Higher education
United Arab Emirates University (UAEU), College of Information Technology
Maqam Campus, Bldg. E1, PO Box 15551, Al Ain, UAE
- Research and instruction in the areas of designing with nanometer-scale CMOS devices, novel (beyond CMOS) devices
 - Particular focus on brain-inspired hierarchical optimal interconnect topologies/networks, novel array-based redundancy schemes (e.g., axon-inspired)
 - Investigating alternate communication paradigms for CMOS and beyond CMOS
 - Enabling (patentable) statistical optimizations for advanced CMOS circuits
- Sept. 2006 – Aug. 2011 **Associate Dean for Research and Graduate Studies** Higher education
United Arab Emirates University (UAEU), College of Information Technology
Maqam Campus, Bldg. E1, PO Box 15551, Al Ain, UAE
- In charge of the research development of the College of IT, providing administration support to faculty
 - Facilitated multi-disciplinary research initiatives, collaborations with international universities, and college development
 - Provided support to faculty for grant proposals and submission opportunities
 - Responsible for overseeing significant labs developments, setting new directions, and actively contributed to securing industrial support (grants, equipment, service, and gifts/donations)
 - Liaison between faculty and industry
 - Have established a PhD program as well as 4 new MSc programs
 - From 2006 to 2011, CIT research funding has increased 10×, the number of publications 4×, and the number of citations 3×
 - Research and instruction related to nano-architectures
- Sept. 2005 – Aug. 2006 **Chair Computer Engineering** Higher education
United Arab Emirates University (UAEU), College of Information Technology
Al Jimi 1, PO Box 17555, Al Ain, UAE
- Responsible for the CE program, operations, strategic growth and relationships
 - Oversee academic personnel actions
 - Teaching VLSI design and computer architecture and doing research on nano-architectures
- Jun. 2001 – Aug. 2005 **Associate Professor** Higher education
Washington State University (WSU), School of Electrical Engineering and Computer Science
Spokane 102, Pullman, WA 99164, USA
- Teaching advanced VLSI/nanoelectronics, ASICs/FPGAs, neural computations, computer architecture
 - Research on low-power and highly reliable VLSI circuits, emerging biological-inspired nano-architectures
 - Supervising 1 PhD and 2 MSc
 - Worked among others on Direct Digital Frequency Synthesizers (DDFSs) for reconfigurable communication systems, and on ultra-low power sub-threshold circuits using an original cross-coupled adaptive body biasing scheme for boosting reliability

- Sept. 1998 – May. 2001 **Chief Technical Officer / Fellow (co-founder)** Industry / Research
 RN2R / Rose Research LLC
 14850 Monfort Drv., Dallas, TX 75240, USA
- Coordinating and doing research on ultra-fast low-power VLSI enabling neural-inspired gates and circuits
 - Pioneered FastLogic, an enabling VLSI technology based on novel ultra-fast logic gates, and a systematic design methodology for using them (several versions of FastLogic gates have been designed, simulated, tested, and patented)
 - Low-power was achieved by means of a novel self-timed power-down mechanisms, as well as differential (charge recycling) circuits
 - Investigated potential applications like, addition, multiplication, multiply-accumulate, en/decryption (for crypto-processors), and graphic accelerators
- Oct. 1996 – Aug. 1998 **Director's Postdoctoral Fellow** Research
 Los Alamos National Laboratory (LANL), NIS Division
 MS D466, Los Alamos, NM 87545, USA
- Investigated adaptive/reconfigurable field programmable neural arrays (FPNAs) for deployable adaptive processing systems (DAPS)
- Dec. 1994 – Sept. 1996 **EU HCM Individual Research Fellow** Higher education
 King's College London, Mathematics / Centre for Neural Networks
 Strand, London, WC2R 2LS, UK
- Conducted research on programmable neural arrays (PNAs)
- Nov. 1991 – Nov. 1994 **PhD candidate on Doctoral Scholarship (Research Fellow from 06.1994)** Higher education
 Katholieke Universiteit Leuven, ESAT-ACCA
 Kasteelpark Arenberg 10, Leuven, B-3001 Belgium
- Researching on hardware/VLSI implementations of threshold logic gates (perceptrons)
 - Improved the size/depth complexity for certain classes of Boolean functions and found novel VLSI-friendly constructive (learning) algorithms
- Apr. 1990 – Aug. 1991 **Co-founder and President** Industry
 Spring Software Consult SRL
 Blvd. Magheru 20, Bucharest, RO-10721 Romania
- Negotiated, won, managed, and coordinated contracts on en/decryption, CAD training, software package for microbusiness, and a data acquisition CAD tool
- Jan. 1990 – Jun. 2001 **Senior Lecturer ("on leave of absence" from 09.1991)** Higher education
 University "Politehnica" of Bucharest, CSE Department
 Spl. Independentei 313, Bucharest, RO-10334 Romania
- Research and instruction in the areas of computer architecture, VLSI design, digital circuits, and artificial neural networks (continuing the activities started while an Assistant Professor)
- Jan. 1983 – Jan. 1990 **Assistant Professor** Higher education
 University "Politehnica" of Bucharest
 Spl. Independentei 313, Bucharest, RO-10334 Romania
- Research and instruction in the areas of computer architecture, VLSI design, digital circuits, and artificial neural networks (publishing about their capabilities and delving into Boltzmann machines), and supervising (29 MSc theses)
 - Early focus on smart memories (e.g., content addressable, set processing, hierarchical, self-testable) and regular arrays (e.g., systolic, cellular) for dedicated tasks (e.g., antialiasing), as well as watch-dog systems
- Sept. 1981 – Jan. 1983 **Senior Researcher** Industry / Research
 Research Institute for Computer Techniques
 Cl. Floreasca 167, Bucharest, RO-14459 Romania
- Researching on digital VLSI, and in particular on accelerating arithmetic logic units (ALUs) using new and enhanced algorithms with innovations at the microprogramming level
 - Patented a mutual exclusion circuit

Sept. 1980 – Aug. 1981 **Research Engineer** Industry / Research
 Research Institute for Computer Techniques
 Cl. Floreasca 167, Bucharest, RO-14459 Romania
 • Involved in the testing of the CE-100 computer (PDP)
 • Designed ultra high-speed floating-point units (FPUs) and central processing units (CPUs)

Visiting Positions **Visiting Professor** Research

• Mar. 2005 – Aug. 2011	University of Ulster	UK
• Apr. 2008	Los Alamos National Laboratory	USA
• Aug 2004	Heinz Nixdorf Institute	Germany
• Jul. 2003	Heinz Nixdorf Institute	Germany
• Jul. 2002	Los Alamos National Laboratory	USA

EDUCATION AND TRAINING

Sept. 1996 – Aug. 1998 **Postdoctoral LANL Director’s Fellow** EQF level 8
 Los Alamos National Laboratory (USA)
 • Investigated adaptive/reconfigurable field programmable neural arrays for deployable adaptive processing systems (hardware implementations of neural networks)

Oct. 1994 – Aug. 1996 **Postdoctoral EU Human Capital and Mobility Fellow** EQF level 8
 King’s College London (UK)
 • Leading research on programmable neural arrays (hardware implementations of neural networks)

Oct. 1991 – Sept. 1994 **PhD in Electrical Engineering (Scholarship)** **Summa cum laude** EQF level 8
 Katholieke Universiteit Leuven (Belgium)
 • Thesis title “Neural Networks Using Threshold Gates — A Complexity Analysis of Their Area- and Time-Efficient VLSI Implementations”
 • Improved on the size/depth complexity for certain classes of Boolean functions
 • Found novel VLSI-friendly constructive (learning) algorithms (EDA-like synthesis)

Sept. 1992 **Specialization (Scholarship)** EQF level 7
 Institut Universitaire Kurt Bösch (Switzerland)
 • Neural Networks

May 1989 – Sept. 1991 **PhD candidate in Computer Engineering** EQF level 7
 University “Politehnica” Bucharest (Romania)

• 1989: PhD entrance exam “VLSI Efficient Implementations of Parallel Architectures”	10/10
• 1990: PhD exam “Mathematical Complements”	10/10
• 1990: PhD exam “Systolic and Neural Architectures”	10/10
• 1990: PhD exam “Novel VLSI Structures”	10/10
• 1991: PhD exam “Parallel and Advanced Architectures”	10/10

Jan. 1980 – June.1980 **Master of Science in Computer Engineering** **Best MSc Award** EQF level 7
 University “Politehnica” Bucharest (Romania)
 • Thesis title “High-Speed Graphic Parallel Accelerators”

Sept. 1975 – Dec. 1979 **Bachelor of Science in Computer Engineering** **4th place (9.76/10)** EQF level 6
 University “Politehnica” Bucharest (Romania)
 • Graduated from the CSE Department of the Faculty of Automatic Control and Computer Science

Sept. 1971 – Jun. 1975 **Baccalaureate** **1st place (9.26/10)** EQF level 5 & 6
 National College of Computer Science “Tudor Vianu”
 • The Diploma of Baccalaureate states that I am a “*programmer and software assistant analyst.*”

Alma maters

- University “Politehnica” Bucharest** Founded in 1818, it is the largest technical university of Romania with over 28,000 students (www.upb.ro/en/). The Department of Computer Science & Engineering (CSE) was founded in 1969 (cs.pub.ro/) by Prof. Mircea Petrescu.
- Katholieke Universiteit Leuven** Founded in 1425, it is the oldest catholic university of Northern Europe, recognized for names like Erasmus, Mercator, and Vesalius (www.kuleuven.be/english/), is *in the world’s top 100 universities* (35 in the THE World University Rankings 2015-2016), and is the largest university in Belgium. The EE Department of was founded in 1900 (www.esat.kuleuven.be/index.en.php).
- King’s College London** Founded in 1829, is one of the larger and oldest of London (www.kcl.ac.uk), with about 23,000 students, and is *in the world’s top 100 universities* (27 in the THE World University Rankings 2015-2016). The Mathematics Department (www.kcl.ac.uk/nms/depts/mathematics/) has received the highest rating in the Research Assessment Exercise, being a ‘center of excellence’. *The Centre for Neural Networks* was the coordinator of the *European Neural Networks Network of Excellence*.

Supervisors

- Prof. Mircea Petrescu** Founder of the CSE Department, Vice-Provost, and Director of the Computer Center, State Secretary of the Government of Romania, as well as Visiting Professor at the University of California at Berkeley (USA) and at the University of Grenoble (France). He was Vice-President of the Romanian Academy of Technical Sciences and is an honorary member of the Romania Academy of Sciences. He has published more than 120 articles and 8 books. http://ro.wikipedia.org/wiki/Mircea_Petrescu
- Prof. Joos Vandewalle** Has been Vice-Dean, Visiting Professor at the University of California at Berkeley (USA), Chairman of the EE Department, and holder of the Francqui Chair on Neural Networks at the Universite de Liege (Belgium). He was elected Fellow IEEE in 1992, and Fellow IEE in 1998, and was the Vice-President for Region 8 of the IEEE Society on Circuits & Systems. He has published over 600 articles and 18 books. <http://www.esat.kuleuven.be/stadius/person.php?persid=18>
- Prof. John G. Taylor** Has been Director of the Centre for Neural Networks and President of the International Neural Network Society. He has held positions at the Institute of Advanced Study, Princeton (USA), Institut des Hautes Etudes, Paris (France), Christ College, Cambridge (UK), Mathematics Institute, Oxford (UK), Physics Department, Southampton (UK), Queen Mary College, London (UK), Rutgers University, New Jersey (USA). He has published more than 400 articles and over 20 books. http://en.wikipedia.org/wiki/John_G._Taylor

PERSONAL SKILLS

Mother tongue(s) Romanian

	UNDERSTANDING		SPEAKING		WRITING
	Listening	Reading	Spoken interaction	Spoken production	
English	C2	C2	C2	C2	C2
Took English in school (1967-1975) as well as in university (1975-1977) Lived and worked in UK (1994-1996), USA (1996-2005), and UAE (2005-2015)					
French	C2	C2	C2	C2	B2
Started learning when 3 years old; took French in school (1971-1975); lived and worked in Belgium (1991-1994)					
Italian	B1	B2	A2	A2	A1
No formal training (have watched Italian TV; Italian is reasonable close to Romanian and French)					

Levels: A1/A2: Basic user - B1/B2: Independent user - C1/C2 Proficient user
[Common European Framework of Reference for Languages](#)

Communication Outstanding verbal and written communications skills in Romanian, English and French, both technically as well as with internal and external stakeholders (management/negotiations). Highly experienced at giving technical presentations to large audiences (supported by over 370 presentations, out of which over 180 invited keynote/tutorials/lectures).

Organisational/managerial

- Proven management experience for over 20 years, with more than 10 years in administrative positions
- PI/co-PI on research grants totalling over US\$ 51M
 - President of Spring Software Consult (1990-1991)
 - Chief Technical Officer of RN2R/Rose Research (1998-2001)
 - Chair of the Computer Engineering Department, College of IT, UAEU (2005-2006)
 - Associate Dean for Research and Graduate Studies, College of IT, UAEU (2006-2011)

Job-related

- Teaching experience spanning 23 years (excluding full-time research positions) as follows: 1983-1991 (UPB), 2001-2005 (WSU), 2005-2015 (UAEU), 2015-2016 (UAV)
- Supervised 33 MSc, 1 PhD, and 1 PostDoc
 - Evaluator (committee member) for 8 PhDs (Univ. Ulster, Univ. Oslo, Univ. Paris Sud)
 - Contributed significantly to 2 successful ABET accreditations (in 2003 while with WSU, and in 2011 while with UAEU)
 - Proposed/developed many new courses and several new programs (both at the undergraduate and at the graduate level, including the PhD program at UAEU)

Digital competence

SELF-ASSESSMENT				
Information processing	Communication	Content creation	Safety	Problem solving
Proficient user	Proficient user	Proficient user	Independent user	Independent user

Levels: Basic user - Independent user - Proficient user
[Digital competences - Self-assessment grid](#)

Baccalaureate in CS followed by MSc, PhD and two Postdocs in CE

Highly familiar (have used these over many years) with:

- Fortran, Cobol, Prolog
- Assembly languages (ASIRIS, ASM86, MIPS)
- Matlab
- Cadence, Spice, LEdit, VHDL, Simon
- Corel (suite)

Driving licence

B

ADDITIONAL INFORMATION

Publications

In reverse chronological order

2 books

- V. Beiu, and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
Book in progress (contract signed with World Scientific)
- V. Beiu: VLSI Complexity of Discrete Neural Networks
Book in progress (contract signed with Taylor & Francis)
- V. Beiu, R. Andonie, and R. Dogaru: Fundamental Problems of Neural Networks
Book in progress (contract signed with Technical Printing House)
- B₂ V. Beiu, and S. Harous (Eds.), ISBN 978-1-4799-7212-8
Innovations, IEEE Press, November 2014 1–132
- B₁ A. Schmid, S. Goel, W. Wang, V. Beiu, and S. Carrara (Eds.), ISBN 978-3-642-02427-6
Nano-Net, Springer, LNICS, October 2009 1–286
- PhD V. Beiu: Neural Networks Using Threshold Gates
A Complexity Analysis of Their Area- and Time-Efficient VLSI Implementations
PhD dissertation, Katholieke Universiteit Leuven, Leuven, Belgium
U.D.C. 621.3.04977: 681.3*C13 (x-27-151779-3), May 1994 1–222

8 chapters

7 Invited

2 (Ch₁ and Ch₃) are in ISI Web of Science (Thompson Reuters)

- V. Beiu, and W. Ibrahim: On Enabling Redundant Designs for Nano Computations
In V. Beiu, and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
- V. Beiu, J.M. Quintana, and M.J. Avedillo
Threshold Logic Design and Implementations: From the Early Days into the Nanoera
In V. Beiu, and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
- M.H. Sulieman, and V. Beiu
From Single Electron Technology (SET) Full Adders to Optimal Practical SET Adders
In V. Beiu, and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
- V. Beiu, and U. Rückert: Roadmap for Nano Architectures
In V. Beiu, and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
- J. Nyathi, and V. Beiu: Advanced Techniques for Reducing Power Consumption
In V. Beiu, and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
- Ch₈ V. Beiu, L. Zhang, A. Beg, W. Ibrahim, and M. Tache:
Axon-Inspired Communication Systems **Invited₇**
Chapter 15 in J.E. Morris and K. Iniewski (Eds.): Nanoelectronic Device Applications
Handbook, CRC Press / Taylor & Francis Group (UK and USA), June 2013 193–208
- Ch₇ A. Beg, M.H. Sulieman, V. Beiu, and W. Ibrahim: Low-Power Reliable Nano Adders **Invited₆**
Chapter 6 in J.E. Morris and K. Iniewski (Eds.): Nanoelectronic Device Applications
Handbook, CRC Press / Taylor & Francis Group (UK and USA), June 2013 67–75
- Ch₆ V. Beiu, W. Ibrahim, and S. Lazarova-Molnar
On Device-level Majority von Neumann Multiplexing **Invited₅**
In J.R. Rabuñal et al. (Eds.): Encyclopedia of Artificial Intelligence
IGI Global, USA (Hershey, PA) and UK (London), 2009, Chapter 72 471–479
- Ch₅ V. Beiu, and W. Ibrahim
On Computing Nano-Architectures Using Unreliable Nano-Devices **Invited₄**
In S.E. Lyshevski (Ed.): Nano- and Molecular-Electronics Handbook
Taylor and Francis (UK and USA), May 2007, Chapter 12 1–49
- Ch₄ V. Beiu: Entropy, Constructive Neural Learning, and VLSI Efficiency **Invited₃**
In R. Andonie, and D. Grosu (Eds.): Neural Priorities in Data Transmission and EDA
Tempus SJEP 8180-94, "Transilvania" Univ. of Braşov, Braşov, Romania, 1998 38–74
- Ch₃ V. Beiu: Constant Fan-in Discrete Neural Networks Are VLSI-Optimal
In S.W. Ellacott, J.C. Mason, and I.J. Anderson (Eds.)
Mathematics of Neural Networks Models, Algorithms and Applications
Kluwer Academic, Boston, MA, USA, 1997, Chapter 12 89–94
- Ch₂ V. Beiu: Digital Integrated Circuit Implementations (of Neural Networks) **Invited₂**
In E. Fiesler, and R. Beale (Eds.): Handbook of Neural Computations
Institute of Physics, New York, NY, USA, 1996, Chapter E1.4 E1.4.1–34
- Ch₁ V. Beiu: Optimal VLSI Implementations of Neural Networks **Invited₁**
In J.G. Taylor (Ed.): Neural Networks and Their Applications
John Wiley & Sons, Chichester, UK, 1996, Chapter 18 255–276

11 patents

10 (P₂ – P₁₁) are in ISI Web of Science (Thompson Reuters)

- V. Beiu: Procedure Enabling Statistical Meaningful Evaluation of Any Physical Feature or Figure-of-Merit of a Digital or Analog Circuit UAEU Intellectual Property (disclosure), July 16, 2014 & February 11, 2015 Submitted
- P₁₁ V. Beiu
Low-Power Differential Conductance-Based Logic Gate and Method of Operation Thereof
US 6,580,296, June 17, 2003 1–18
- P₁₀ V. Beiu: Microprocessor and a Digital Signal Processor Including Adder and Multiplier Circuits Employing Logic Gates Having Discrete and Weighted Inputs
US 6,516,331, February 4, 2003 1–14
- P₉ V. Beiu: Adder Circuits Employing Logic Gates Having Discrete Weighted Inputs and a Method of Operation Therewith
US 6,502,120, December 31, 2002 1–13
- P₈ V. Beiu
Adder Having Reduced Number of Internal Layers and Method of Operation Thereof
US 6,438,572, August 20, 2002 [Also as WO/2001/023992 and AU40251/01] 1–11
- P₇ V. Beiu: Noise Tolerant Conductance-Based Logic Gate and Methods of Operation and Manufacturing Thereof
US 6,430,585, August 6, 2002 [Also as WO/2001/024367 and AU76009/00] 1–16
- P₆ V. Beiu
Adder Having Reduced Number of Internal Layers and Method of Operation Thereof
TW 493139, July 1, 2002 1–15
- P₅ V. Beiu: Noise Tolerant Conductance-Based Logic Gate and Methods of Operation and Manufacturing Thereof
TW 483249, April 11, 2002 1–13
- P₄ V. Beiu: Adder and Multiplier Circuits Employing Logic Gates Having Discrete, Weighted Inputs and Methods of Performing Combinatorial Operations Therewith
TW 481774, April 1, 2002 1–14
- P₃ V. Beiu
Logic Gate Having Reduced Power Dissipation and Method of Operation Thereof
US 6,259,275, July 10, 2001 1–19
- P₂ V. Beiu: Adder and Multiplier Circuits Employing Logic Gates Having Discrete, Weighted Inputs and Methods of Performing Combinatorial Operations Therewith
US 6,205,458, March 20, 2001 [Also as WO/2000/017802 and AU58155/99] 1–14
- P₁ V. Beiu: LSI Unit for Mutual Exclusion
RO 84763, April 26, 1984 1–12

28 journals

2 Invited

17 are in ISI Web of Science (Thompson Reuters)

- V. Beiu et al.
The Curse of Constant Failure Rates, Inputs and Averaging – A Comprehensive Review
TBD (probably IEEE Transactions on Reliability, IF~1.9, SJR~1.7) In planning
- V. Beiu et al.: On Schmitt Trigger Range of Applications
TBD (probably IEEE Transactions on VLSI Systems, IF~1.3, SJR~1) In planning
- V. Beiu
Brain-inspired Computing Revisited – Why modeling is still needed more than ever
TBD (Frontiers in Neuroscience / Proc. IEEE / PNAS, IF~3.7 / 4.9 / 9.7) In progress
- V. Beiu
Brain-inspired Computing Revisited – Why energy consumption is so elusive
TBD (Frontiers in Neuroscience / Proc. IEEE / PNAS, IF~3.7 / 4.9 / 9.7) In progress
- V. Beiu: The Trustworthy Wings of the Mysterious Butterflies
TBD (probably Nature, IF~40, SJR~17) In progress
- S.R. Cowell, V. Beiu, L. Dauş, and P. Poulin
On Exact Reliability Enhancements of Small Hammock Networks
IEEE Transactions on Reliability (IF~1.9, SJR~1.7) Submitted
- J₂₈ V. Beiu, and L. Dauş: Reliability Bounds for Two Dimensional Consecutive Systems
Nano Communication Networks, vol. 6, no. 3, Sept. 2015 (SJR~1.1)
Special Issue on Biological Information and Communication Technology Invited₂
145–152
- J₂₇ L. Dauş, and V. Beiu
Lower and Upper Reliability Bounds for Consecutive-k-out-of-n:F Systems
IEEE Transactions on Reliability, vol. 64, no. 3, Sept. 2015 (IF~1.9, SJR~1.4) 1128–1135

J ₂₆	M. Tache, V. Beiu, W. Ibrahim, F. Kharbash, and M. Alioto Enhancing the Static Noise Margins by Sizing Length for Ultra-Low Voltage/Power/Energy Gates Journal of Low Power Electronics, vol. 10, no. 1, Mar. 2014 (SJR~0.214)	Invited ₁ 137–148
J ₂₅	G. Wendin, D. Vuillaume, M. Calame, S. Yitzchaik, C. Gamrat, G. Cuniberti, and V. Beiu SYMONE Project: SYnaptic MOlecular NETworks for Bio-inspired Information Processing Journal of Unconventional Computing, vol. 8, no. 4, Nov. 2012 (IF=0.431, SJR=0.205)	325–332
J ₂₄	W. Ibrahim, V. Beiu, and A. Beg Optimum Reliability Sizing for CMOS Gates IEEE Transactions on Reliability, vol. 61, no. 3, Sept. 2012 (IF=2.293, SJR=1.516)	675–686
J ₂₃	W. Ibrahim, V. Beiu, and A. Beg GREDA: A Fast and More Accurate CMOS Gates Reliability EDA Tool IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems vol. 31, no. 4, Apr. 2012 (IF=1.093, SJR=0.790)	509–521
J ₂₂	W. Ibrahim, and V. Beiu Using Bayesian Networks to Accurately Calculate the Reliability of CMOS Gates IEEE Transactions on Reliability, vol. 60, no. 3, Sept. 2011 (IF=1.285, SJR=1.337)	538–549
J ₂₁	V. Beiu, and W. Ibrahim Devices and Input Vectors Are Shaping von Neumann Multiplexing IEEE Transactions on Nanotechnology, vol. 10, no. 3, May 2011 (IF=2.292, SJR=1.271)	606–616
J ₂₀	V. Beiu, B.A.M. Madappuram, P.M. Kelly, and L.J. McDaid On Two-layer Brain-inspired Hierarchical Topologies — A Rent's Rule Approach Transactions on High-Performance Embedded Architecture and Compilers (HiPEAC) IV P. Stenström (Ed.), Springer LNCS 6769, Jan. 2011	311–333
J ₁₉	W. Ibrahim, and V. Beiu Threshold Voltage Variations Make Full Adders Reliabilities Similar IEEE Transactions on Nanotechnology, vol. 9, no. 6, Nov. 2010 (IF=1.864, SJR=1.203)	664–667
J ₁₈	W. Ibrahim, V. Beiu, and M.H. Sulieman On the Reliability of Majority Gates Full Adders IEEE Transactions on Nanotechnology, vol. 7, no. 1, Jan. 2008 (IF=2.154, SJR=1.387)	56–67
J ₁₇	V. Beiu, S. Aunet, J. Nyathi, R.R. Rydberg III, and W. Ibrahim Serial Addition: Locally Connected Architectures IEEE Transactions on Circuits & Systems I, vol. 54, no. 11, Nov. 2007 (IF=1.204, SJR=1.438) Special Issue on Circuits and Computing Architectures for Nanotechnology	2564–2579
J ₁₆	M.H. Sulieman, and V. Beiu On Single Electron Technology Full Adders IEEE Transactions on Nanotechnology, vol. 4, no. 6, Nov. 2005 (IF=2.112, SJR=2.455)	669–680
J ₁₅	S. Roy, and V. Beiu Majority Multiplexing — Economical Redundant Fault-Tolerant Design for Nano Architectures IEEE Transactions on Nanotechnology, vol. 4, no. 4, Jul. 2005 (IF=2.112, SJR=2.455)	441–451
J ₁₄	V. Beiu, J.M. Quintana, and M.J. Avedillo VLSI Implementations of Threshold Gates — A Comprehensive Survey IEEE Transactions on Neural Networks, vol. 14, no. 5, May 2003 (IF=1.666, SJR=1.727) Special Issue on Hardware Implementations of Neural Networks	1217–1243
J ₁₃	V. Beiu: On VLSI-Optimal Neural Computations Journal of Control Engineering & Applied Informatics, vol. 4, no. 2, Feb. 2002 (IF later)	5–20
J ₁₂	V. Beiu: On Optimal Computations Using Perceptrons Journal of Control Engineering & Applied Informatics, vol. 4, no. 1, Jan. 2002 (IF later)	33–43
J ₁₁	V. Beiu, S. Draghici, and T. De Pauw A Constructive Approach to Calculating Lower Entropy Bounds Neural Processing Letters, vol. 9, no. 1, Feb. 1999 (IF~0.379, SJR=1.162)	1–12
J ₁₀	V. Beiu, and H.E. Makaruk Deeper Sparsely Nets Can Be Optimal Neural Processing Letters, vol. 8, no. 3, Dec. 1998 (IF~0.379, SJR later)	201–210
J ₉	V. Beiu: On the Circuit and VLSI Complexity of Threshold Gate COMPARISON Neurocomputing, vol. 19, no. 1, Apr. 1998 (IF=0.273, SJR later)	77–98
J ₈	V. Beiu: Reduced Complexity Constructive Learning Algorithm Neural Network World, vol. 8, no. 1, Jan. 1998 (IF later, SJR later)	1–38
J ₇	V. Beiu, and J.G. Taylor On the Circuit Complexity of Sigmoid Feedforward Neural Networks Neural Networks, vol. 9, no. 7, Oct. 1996 (IF~1.431, SJR later)	1155–1171

J ₆	V. Beiu: Entropy Bounds for Classification Algorithms Neural Network World, vol. 6, no. 4, Jul. 1996 (IF later, SJR later)	497–505
J ₅	V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins: Close Approximations of Sigmoid Functions by Sum of Steps for VLSI Implementation of Neural Networks Scientific Annals of "Al. I. Cuza" University of Iași, vol. 40, no. 3, 1994 (IF later)	5–34
J ₄	V. Beiu, D.C. Ioan, and M.C. Dumbrava Continuous Boltzmann Machines: Theoretical Aspects and Applications Neural Network World, vol. 2, no. 2, Mar. 1992 (IF later, SJR later)	201–226
J ₃	V. Beiu: From Systolic Arrays to Neural Networks Scientific Annals of "Al. I. Cuza" University of Iași, vol. 35, no. 4, 1989 (IF later)	375–385
J ₂	V. Ivanov, and V. Beiu Search Algorithm for an Inference Machine: Software and Hardware UPB Scientific Bulletin, Control & Computers, vol. AC-50, 1988 (SJR later)	83–96
J ₁	E. Oltean, and V. Beiu Numerical Aspects in the Implementation of Self-Tuning Algorithms UPB Scientific Bulletin, Control & Computers, vol. AC-48, 1986 (SJR later)	79–92

193 conferences 26 Invited and 6 Best Paper Awards 91 are in ISI Web of Science (Thompson Reuters)

2015 6

C ₁₉₃	V. Beiu, and M. Tache: Revisiting Delay Variations Statistically Through an Example IEEE International Semiconductor Conference CAS'15 Sinaia, Romania, October 12-14, 2015	179–182
C ₁₉₂	V. Beiu, and M. Tache: On Using Schmitt Trigger for Digital Logic IEEE International Semiconductor Conference CAS'15 Sinaia, Romania, October 12-14, 2015	197–200
C ₁₉₁	V. Beiu, and L. Dauş: Reliability Schemes for Nano-Communications IEEE European Conference on Circuit Theory and Design ECCTD'15 Trondheim, Norway, August 24-26, 2015	7300038(1–4)
C ₁₉₀	V. Beiu, and M. Tache: Statistical Analysis of Static Noise Margins IEEE European Conference on Circuit Theory and Design ECCTD'15 Trondheim, Norway, August 24-26, 2015	7300090(1–4)
C ₁₈₂	V. Beiu, and L. Dauş: On 2-Dimensional Consecutive Systems Once Again IEEE International Conference on Nanotechnology IEEE-NANO'15 Rome, Italy, July 27-30, 2015	464–467
C ₁₈₈	V. Beiu, W. Ibrahim, M. Tache and F. Kharbash When One Should Consider Schmitt Trigger Gates IEEE International Conference on Nanotechnology IEEE-NANO'15 Rome, Italy, July 27-30, 2015	682–685

2014 9

C ₁₈₇	M. Tache, V. Beiu, and T.-J. King Liu: Why Hybridize NEMS with CMOS? IEEE International Conference on Electronics Circuits and Systems ICECS'14 Marseille, France, December 7-10, 2014	646–649
C ₁₈₆	V. Beiu, and L. Dauş Deciphering the Reliability Scheme of the Neurons – One Ion Channel at a Time International Conference on Bio-inspired Info & Communication Technology BICT'14 Boston, MA, USA, December 1-3, 2014	Invited ₂₆ 182–187
C ₁₈₅	V. Beiu, and L. Dauş Why Should We Care About Bounds – Consecutive Systems Revisited IEEE International Conference on Innovations in Information Technology IIT'14 Al Ain, UAE, November 9-11, 2014	65–70
C ₁₈₄	M. Tache, F. Kharbash, and V. Beiu: On SRAM Bit-Cells Once Again IEEE International Conference on Innovations in Information Technology IIT'14 Al Ain, UAE, November 9-11, 2014	80–83
C ₁₈₃	M. Tache, V. Beiu, and T.-J. King Liu A Dual-Voltage Hybrid NEMS-CMOS Low Power Scheme IEEE International Semiconductor Conference CAS'14 Sinaia, Romania, October 13-15, 2014	211–214

C₁₈₂ V. Beiu, M. Tache, and F. Kharbash: Reliability Enhanced SRAM Bit-Cells
IEEE International Semiconductor Conference CAS'14
Sinaia, Romania, October 13-15, 2014 229–232

C₁₈₁ V. Beiu, W. Ibrahim, M. Tache, and T.-J. King Liu
On Ultra-Low Power Hybrid NEMS-CMOS
IEEE International Conference on Nanotechnology IEEE-NANO'14
Toronto, ON, Canada, August 18-21, 2014 201–206

C₁₈₀ V. Beiu, and L. Daus
Review of Reliability Bounds for Consecutive-k-out-of-n Systems
IEEE International Conference on Nanotechnology IEEE-NANO'14
Toronto, ON, Canada, August 18-21, 2014 302–307

C₁₇₉ M. Al Kaabi, A. Al Ali, H. Al Janahi, M. Al Kendi, M. Tache, and V. Beiu
Ultra-low Power SRAM Cells with Unconventional Sizing
IEEE International Conference on Nanotechnology IEEE-NANO'14
Toronto, ON, Canada, August 18-21, 2014 308–313

2013 7

C₁₇₈ F. Kharbash, V. Beiu, M. Tache, and W. Ibrahim
Using Body Bias when Upsizing Length for Maximizing the SNMs of CMOS Gates
IEEE International Conference on Electronics, Circuits, and Systems ICECS'13
Abu Dhabi, UAE, December 8-11, 2013 409–412

C₁₇₇ W. Ibrahim, V. Beiu, M. Tache, and F. Kharbash
On Schmitt Trigger and Other Inverters
IEEE International Conference on Electronics, Circuits, and Systems ICECS'13
Abu Dhabi, UAE, December 8-11, 2013 29–32

C₁₇₆ D. Arotaritei, V. Beiu, M. Turnea, and M. Rotariu
Probabilistic Gate Matrix for Axon-inspired Communication
IEEE International Conference on E-Health and Bioengineering EHB'13
Iasi, Romania, November 21-23, 2013 6707255(1–4)

C₁₇₅ N.V. Acharya, J.L. Raju, A. Kumar, M. Tache, and V. Beiu
Monte Carlo Analysis of the Static Noise Margins for CMOS Gates in
Predictive Technology Models
IEEE GCC Conference and Exhibition, Doha, Qatar, November 17-20, 2013 5–10

C₁₇₄ V. Beiu, M. Tache, W. Ibrahim, F. Kharbash, and M. Alioto
On Upsizing Length and Noise Margins
IEEE International Semiconductor Conference CAS'13
Sinaia, Romania, October 13-16, 2013 219–222

C₁₇₃ V. Beiu, A. Beg, W. Ibrahim, F. Kharbash, and M. Alioto
Enabling Sizing for Enhancing the Static Noise Margins
IEEE International Symposium on Quality in Electronic Design ISQED'13
Santa Clara, CA, USA, March 4-6, 2013 278–285

C₁₇₂ P. Santagati, and V. Beiu: Will Thermal Noise Affect Nano-Communications?
IEEE International Conference on Communications, Signal Processing,
and their Applications ICCSPA'13, Sharjah, UAE, February 12-14, 2013 6487322(1–4)

2012 6

C₁₇₁ P. Santagati, and V. Beiu: A Mathematical Model for the Analysis of the
Johnson-Nyquist Noise on the Reliability of Nano-Communications
International Conference on Bio-Inspired Models of Network, Information,
and Computing Systems BIONETICS'12, Lugano, Switzerland, December 10-12, 2012
In G.A. Di Caro, and G. Theraulaz (eds.), Springer, LNICST vol. 134, July 2014 49–62

C₁₇₀ V. Beiu, L. Iordaconiu, A. Beg, W. Ibrahim, and F. Kharbash
Low Power and Highly Reliable Gates Using Arrays of Optimally Sized Transistors
IEEE International Semiconductor Conference CAS'12
Sinaia, Romania, October 15-17, 2012 433–436

C₁₆₉ A. Beg, V. Beiu, and W. Ibrahim: Unconventional Transistor Sizing
for Reducing Power Alleviates Threshold Voltage Variations
IEEE International Semiconductor Conference CAS'12
Sinaia, Romania, October 15-17, 2012 429–432

C₁₆₈ V. Beiu, M. Calame, G. Cuniberti, C. Gamrat, Z. Konkoli, D. Vuillaume, G. Wendin,
and S. Yitzchaik: Aspects of Computing with Locally Connected Networks
AIP International Conference on Numerical Analysis and Applied Mathematics ICNAAM'12
Kos, Greece, September 19-25, 2012 1875–1879

C₁₆₇ V. Beiu, A. Beg, W. Ibrahim, and F. Kharbash
Towards Ultra-Low Voltage/Power Using Unconventionally Sized Arrays of Transistors
IEEE International Conference on Nanotechnology IEEE-NANO'12
Birmingham, UK, August 20-23, 2012 6322071(1-5)

C₁₆₆ V. Beiu, W. Ibrahim, A. Beg, and M. Tache
On Sizing Transistors for Threshold Voltage Variations
International Workshop on Design for Reliability DFR'12 (in conjunction with HIPEAC'12)
Paris, France, January 23-25, 2012

2011 7

C₁₆₅ V. Beiu, W. Ibrahim, A. Beg, and M. Tache: On Axon-inspired Communications
IEEE European Conference on Circuit Theory and Design ECCTD'11
Linköping, Sweden, August 29-31, 2011 789-792

C₁₆₄ V. Beiu, A. Beg, and W. Ibrahim: Atto-Joule Gates for the Whole Voltage Range
IEEE International Conference on Nanotechnology IEEE-NANO'11
Portland, OR, USA, August 15-18, 2011 Invited₂₅ 1424-1429

C₁₆₃ A. Beg, and V. Beiu: Ultra Low Power/Energy SET-based Axon-inspired Communication
IEEE International Conference on Nanotechnology IEEE-NANO'11
Portland, OR, USA, August 15-18, 2011 1183-1186

C₁₆₂ W. Ibrahim, A. Beg, and V. Beiu: Highly Reliable and Low-Power Full Adder Cell
IEEE International Conference on Nanotechnology IEEE-NANO'11
Portland, OR, USA, August 15-18, 2011 500-503

C₁₆₁ V. Beiu, L. Zhang, W. Ibrahim, and M. Tache
Minimizing Communication Power Using Near-neighbor Axon-inspired Lattices
IEEE International Conference on Nanotechnology IEEE-NANO'11
Portland, OR, USA, August 15-18, 2011 426-430

C₁₆₀ J.J. Wade, L.J. McDaid, J. Harkin, V. Crunelli, J.A.S. Kelso, and V. Beiu
Exploring Retrograde Signaling via Astrocytes as a Mechanism for Self Repair
IEEE International Joint Conference on Neural Networks IJCNN'11
San Jose, CA, USA, July 31 - August 5, 2011 3149-3155

C₁₅₉ A. Beg, V. Beiu, and W. Ibrahim
Atto Joule CMOS Gates Using Reversed Sizing and W/L Swapping
IEEE International New Circuits and Systems Conference NEWCAS'11
Bordeaux, France, June 26-29, 2011 498-501

2010 5

C₁₅₈ W. Ibrahim, V. Beiu, and A. Beg: On NOR-2 von Neumann Multiplexing
IEEE International Design and Test Workshop IDT'10
Abu Dhabi, UAE, December 14-16, 2010 67-72

C₁₅₇ V. Beiu, and W. Ibrahim: From Transistor Variations to NAND-2 Multiplexing
IEEE International Conference on Nanotechnology IEEE-NANO'10
Seoul, Korea, August 17-20, 2010 1076-1081

C₁₅₆ W. Ibrahim, and V. Beiu: Device-Level Reliability of Several Full Adder Cells
IEEE International Conference on Nanotechnology IEEE-NANO'10
Seoul, Korea, August 17-20, 2010 1082-1087

C₁₅₅ M.H. Sulieman, V. Beiu, and W. Ibrahim
Low-Power and Highly Reliable Logic Gates: Transistor-level Optimizations
IEEE International Conference on Nanotechnology IEEE-NANO'10
Seoul, Korea, August 17-20, 2010 254-257

C₁₅₄ L. Zhang, H. Elsayed, and V. Beiu
A Position-Based Broadcast Relay Approach in Mobile Vehicle-to-Vehicle Network
International Conference on Wireless Networks ICWN'10 (part of WorldComp'10)
Las Vegas, NV, USA, July 12-15, 2010 611-616

2009 11

C₁₅₃ W. Ibrahim, and V. Beiu
Reliability of NAND-2 CMOS Gates from Threshold Voltage Variations
IEEE International Conference Innovations in Information Technology IIT'09
Al Ain, UAE, December 15-17, 2009 135-139

C₁₅₂ V. Beiu, B.A.M. Madappuram, P.M. Kelly, and L.J. McDaid
On Two-layer Hierarchical Networks: How Does the Brain Do This?
International ICST Conference on Nano-Networks Nano-Net'09
Luzern, Switzerland, October 18-20, 2009 Invited₂₄ 231-241

C ₁₅₁	P.M. Kelly, F. Tuffy, V. Beiu, and L.J. McDaid: Reduced Interconnects in Neural Networks Using a Time Multiplexed Architecture Based on Quantum Devices International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009	Invited ₂₃ 242–250
C ₁₅₀	V. Beiu, W. Ibrahim, and R.Z. Makki: On Wires Holding a Handful of Electrons International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009	Invited ₂₂ 259–269
C ₁₄₉	W. Ibrahim, and V. Beiu A Bayesian-based EDA Tool for Nano-Circuits Reliability Calculations International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009	Invited ₂₁ 276–284
C ₁₄₈	V. Beiu, B.A.M. Madappuram, P.M. Kelly, and L.J. McDaid On Brain-inspired Hierarchical Network Topologies IEEE International Conference on Nanotechnology IEEE-NANO'09 Genoa, Italy, July 26-30, 2009	202–205
C ₁₄₇	W. Ibrahim, V. Beiu, and H. Amer How Much Input Vectors Affect Nano-Circuit's Reliability Estimates IEEE International Conference on Nanotechnology IEEE-NANO'09 Genoa, Italy, July 26-30, 2009	699–702
C ₁₄₆	V. Beiu, W. Ibrahim, and R.Z. Makki: On Wires at Low Electron Densities IEEE International Conference on Nanotechnology IEEE-NANO'09 Genoa, Italy, July 26-30, 2009	703–706
C ₁₄₅	V. Beiu, and W. Ibrahim: On CMOS Circuit Reliability from the MOSFETs and the Input Vectors IEEE/IFIP International Conference on Dependable Systems and Networks DSN'09 Estoril, Lisbon, Portugal, June 29 - July 2, 2009 http://www.laas.fr/WDSN09/WDSN09_files/Texts/WDSN09-2-2-Beiu.pdf	
C ₁₄₄	W. Ibrahim, V. Beiu, and H. Amer: Why Should We Care About Input Vectors? IEEE International Northeast Workshop on Circuit and Systems NEWCAS'09 Toulouse, France, June 28 - July 1, 2009	5290448(1–4)
C ₁₄₃	V. Beiu, W. Ibrahim, and R.Z. Makki: On Wires Driven by a Few Electrons IEEE International Northeast Workshop on Circuit and Systems NEWCAS'09 Toulouse, France, June 28 - July 1, 2009	5290455(1–4)

2008 7

C ₁₄₂	R.M. Beiu, and V. Beiu Pico Sensors for All Seasons — When Light Performs Its Marvels IEEE International Conference on Innovations in Information Technology IIT'08 Al Ain, UAE, December 16-18, 2008	116–120
C ₁₄₁	R.M. Beiu, and V. Beiu Fiber Optic Mechanical Sensor Based on a Triangular-lattice Photonic Crystal IEEE International Photonics Global Conference IPGC'08 Singapore, December 8-11, 2008 (DOI: 10.1109/IPGC.2008.4781347)	4781347(1–4)
C ₁₄₀	V. Beiu, B.A.M. Madappuram, and M. McGinnity On Brain-inspired Hybrid Topologies for Nano-architectures — A Rent's Rule Approach IEEE International Conference on Embedded Computer Systems IC-SAMOS'08 Samos, Greece, July 21-24, 2008	33–40
C ₁₃₉	V. Beiu: Electrons Behaving Badly — Quo Vadis Nano-architecture? International Symposium on Information Electronics Systems IES'08 Sendai, Japan, July 14-15, 2008	Invited ₂₀ 24–27
C ₁₃₈	S. Lazarova-Molnar, and V. Beiu Reliability Modeling of Circuits with Multi-State Aging Gates Modeling & Simulation – Methodology, Tools, Software Applications M&S–MTSA'08 Edinburgh, UK, June 16-19, 2008	43–47
C ₁₃₇	B.A.M. Madappuram, V. Beiu, P.M. Kelly, and L.J. McDaid On Brain-inspired Connectivity and Hybrid Network Topologies IEEE/ACM International Symposium on Nanoscale Architectures NANOARCH'08 Anaheim, CA, USA, June 8-13, 2008	54–61
C ₁₃₆	V. Beiu, and W. Ibrahim: Does the Brain Really Outperform Rent's Rule? IEEE International Symposium on Circuits and Systems ISCAS'08 Seattle, WA, USA, May 18-21, 2008	640–643

2007 15

C₁₃₅ W. Ibrahim, V. Beiu, and S. Lazarova-Molnar: Accurate Nano-Circuits Reliability Evaluations Based on Combining Numerical Simulations with Monte Carlo Ones
IEEE International Design and Test Workshop IDT'07
Cairo, Egypt, December 16-18, 2007 139–144

C₁₃₄ S. Lazarova-Molnar, V. Beiu, and W. Ibrahim
Proxels for Reliability Assessment of Future Nano-Architectures
IEEE International Design and Test Workshop IDT'07
Cairo, Egypt, December 16-18, 2007 88–89

C₁₃₃ S. Lazarova-Molnar, V. Beiu, and W. Ibrahim
Reliability – The Fourth Optimization Pillar of Nanoelectronics
IEEE International Conference on Signal Processing and Communications ICSPC'07
Dubai, UAE, November 24-27, 2007 73–76

C₁₃₂ W. Ibrahim, and V. Beiu: Why Nano-DSP Will Be Fan-in Constrained
IEEE International Conference on Signal Processing and Communications ICSPC'07
Dubai, UAE, November 24-27, 2007 317–320

C₁₃₁ V. Beiu, H. Amer, and M. McGinnity
On Global Communications for Nano-Architectures – Brain versus Rent's Rule
International Conference on Design of Circuits and Integrated Systems DCIS'07
Seville, Spain, November 21-23, 2007 **Invited₁₉** 305–310

C₁₃₀ W. Ibrahim, V. Beiu, and Y.A. Alkhawwar: On the Reliability of Four Full Adder Cells
IEEE International Conference Innovations in Information Technology IIT'07
Dubai, UAE, November 18-20, 2007 720–724

C₁₂₉ R.M. Beiu, C.D. Stanescu, and V. Beiu
A Novel Microstructured Fiber Optic Sensor for Very Small Deformations
SPIE International Symposium on Optomechanic Technologies ISOT'07
Lausanne, Switzerland, October 8-10, 2007 67160D(1–8)

C₁₂₈ R.M. Beiu, C.D. Stanescu, and V. Beiu: Unique In-Fiber Photonic Crystal Sensor
IEEE International Midwest Symposium on Circuit and Systems MWSCAS'07
Montreal, Canada, August 5-8, 2007 116–119

C₁₂₇ R.M. Beiu, C.D. Stanescu, and V. Beiu
Highly Sensitive Nano-Photonic Embedded Sensors
IEEE International Conference on Nanotechnology IEEE-NANO'07
Hong Kong, China, August 2-5, 2007 737–741

C₁₂₆ V. Beiu, W. Ibrahim, and S. Lazarova-Molnar
A Fresh Look at Majority Multiplexing – When Devices Get Into the Picture
IEEE International Conference on Nanotechnology IEEE-NANO'07
Hong Kong, China, August 2-5, 2007 883–888

C₁₂₅ S. Lazarova-Molnar, V. Beiu, and W. Ibrahim
A Strategy for Reliability Assessment of Future Nano-Circuits
WSEAS International Conference on Circuits, Systems, Communications, Computers CSCC'07
Agios Nikolaos, Crete, Greece, July 23-28, 2007 60–65

C₁₂₄ W. Ibrahim, and V. Beiu
Long Live Small Fan-in Majority Gates – Their Reign Looks Like Coming!
IEEE International Conference on Application-specific Systems Architectures and Processors ASAP'07, Montreal, Canada, July 8-11, 2007 278–283

C₁₂₃ V. Beiu, W. Ibrahim, and S. Lazarova-Molnar
What von Neumann Did Not Say About Multiplexing: Beyond Gates Failures – The Gory Details
International Work-Conference on Artificial Neural Networks IWANN'07
San Sebastián, Spain, June 19-22, 2007, Springer LNCS 4507 487–496

C₁₂₂ V. Beiu: Grand Challenges of Nanoelectronics and Possible Architectural Solutions
IEEE International Symposium on Multiple Valued Logic ISMVL'07
Oslo, Norway, May 14-16, 2007 **Invited₁₈** a(1–7)

C₁₂₁ V. Beiu, and W. Ibrahim
Why Inverters and Small Fan-in Voters Are the Most Promising Gates
IEEE International Workshop on Post-Binary ULSI Systems ULSIWS'07
Oslo, Norway, May 13, 2007 3–10

2006 4

C₁₂₀ V. Beiu, W. Ibrahim, Y.A. Alkhawwar, and M.H. Sulieman
Gate Failures Effectively Shape Multiplexing
IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT'06
Washington, DC, USA, October 2-6, 2006 29–37

C₁₁₉ V. Beiu, and M.H. Sulieman: On Practical Multiplexing Issues
IEEE International Conference on Nanotechnology IEEE-NANO'06
Cincinnati, OH, USA, July 16-20, 2006 310–313

C₁₁₈ M.H. Sulieman, and V. Beiu: Multiplexing Schemes for Single Electron Technologies
IEEE International Conference on Computer Systems and Applications AICCSA'06
Sharjah, UAE, March 8-11, 2006 424–428

C₁₁₇ V. Beiu, J. Nyathi, S. Aunet, and M.H. Sulieman
Femto Joule Switching for Nano Electronics
IEEE International Conference on Computer Systems and Applications AICCSA'06
Sharjah, UAE, March 8-11, 2006 415–423

2005 9

C₁₁₆ V. Beiu: The Quest for Practical Redundant Computations
IEEE International Conference on Microelectronics ICM'05
Islamabad, Pakistan, December 13-15, 2005 **Invited₁₇** xix

C₁₁₅ S. Aunet, Y. Berg, and V. Beiu
Ultra Low-Power Redundant Logic Based on Majority-3 Gates
IFIP International Conference on VLSI System-on-Chip VLSI-SoC'05
Perth, Australia, October 17-19, 2005 553–558

C₁₁₄ V. Beiu, J. Nyathi, and S. Aunet
Sub-Pico (Femto) Joule Switching: High-Speed Reliable CMOS Circuits Are Feasible
International Conference on Innovations in Information Technology IIT'05
Dubai, UAE, September 26-28, 2005

C₁₁₃ V. Beiu, and A. Zawadzki
On Kolmogorov's Superpositions: Novel Gates and Circuits for Nanoelectronics?
IEEE International Joint Conference on Neural Networks IJCNN'05
Montreal, Canada, July 31 - August 4, 2005 651–656

C₁₁₂ S. Aunet, and V. Beiu: Ultra Low Power Fault Tolerant Neural Inspired CMOS Logic
IEEE International Joint Conference on Neural Networks IJCNN'05
Montreal, Canada, July 31 - August 4, 2005 2843–2848

C₁₁₁ V. Beiu, S. Aunet, J. Nyathi, R. Rydberg III, and A. Djupdal
On the Advantages of Serial Architectures for Low-Power Reliable Computations
IEEE International Conference on Application-specific Systems,
Architectures and Processors ASAP'05, Samos, Greece, July 23-25, 2005 276–281

C₁₁₀ V. Beiu, A. Djupdal, and S. Aunet
Ultra Low-Power Neural Inspired Addition – When Serial Might Outperform Parallel Architectures
International Work-Conference on Artificial Neural Networks IWANN'05
Barcelona, Spain, June 8-10, 2005, Springer LNCS 3512 486–493

C₁₀₉ V. Beiu, A. Zawadzki, R. Andonie, and S. Aunet
Using Kolmogorov Inspired Gates for Low Power Nanoelectronics
International Work-Conference on Artificial Neural Networks IWANN'05
Barcelona, Spain, June 8-10, 2005, Springer LNCS 3512 438–445

C₁₀₈ V. Beiu, S. Aunet, R. Rydberg III, A. Djupdal, and J. Nyathi
The Vanishing Majority Gate – Trading Power and Speed for Reliability
IEEE International Workshop on Design and Test of Defect-Tolerant Nanoscale
Architectures NanoArch'05, Palm Springs, CA, USA, May 1, 2005

2004 10

C₁₀₇ V. Beiu: A Novel Highly Reliable Low-Power Nano Architecture
When von Neumann Augments Kolmogorov
IEEE International Conference on Application-specific Systems,
Architectures and Processors ASAP'04, Galveston, TX, USA, September 27-29, 2004 **Invited₁₆** 167–177

C₁₀₆ V. Beiu, U. Rückert, S. Roy, and J. Nyathi
On Nanoelectronic Architectural Challenges and Solutions
IEEE International Conference on Nanotechnology IEEE-NANO'04
Munich, Germany, August 17-19, 2004 628–631

C₁₀₅ M.H. Sulieman, and V. Beiu: On Single Electron Technology Full Adders
IEEE International Conference on Nanotechnology IEEE-NANO'04
Munich, Germany, August 17-19, 2004 317–320

C₁₀₄ S. Roy, and V. Beiu: Multiplexing Schemes for Cost-Effective Fault-Tolerance
IEEE International Conference on Nanotechnology IEEE-NANO'04
Munich, Germany, August 17-19, 2004 589–592

C₁₀₃ M.H. Sulieman, and V. Beiu
Design and Analysis of SET Circuits – Using MATLAB Modules and Simon
IEEE International Conference on Nanotechnology IEEE-NANO'04
Munich, Germany, August 17-19, 2004 618–621

C₁₀₂ J. Nyathi, V. Beiu, S. Tatapudi, and D.J. Betowski
A Charge Recycling Differential Noise-Immune Perceptron
IEEE International Joint Conference on Neural Networks IJCNN'04
Budapest, Hungary, July 25-29, 2004 1995–2000

C₁₀₁ D.J. Betowski, D. Dwyer, and V. Beiu
A Novel Segmented Parabolic Sine Approximation for Direct Digital Frequency Synthesizers
International Multiconference VLSI'04, Las Vegas, NV, USA, June 21-25, 2004 523–529

C₁₀₀ V. Beiu, and M.H. Sulieman
Optimal Practical Perceptron Addition – Application to Single Electron Technology
International Multiconference VLSI'04, Las Vegas, NV, USA, June 21-25, 2004 541–547

C₉₉ M.H. Sulieman, and V. Beiu
Characterization of a 16-bit Threshold Logic Single Electron Technology Adder
IEEE International Symposium on Circuits and Systems ISCAS'04
Vancouver, Canada, May 23-26, 2004 681–684

C₉₈ M.H. Sulieman, and V. Beiu: On the Design of Multibit SET Adders
NSTI Nanotechnology NanoTech'04, Boston, MA, USA, March 7-11, 2004, vol. 3 169–172

2003 19

C₉₇ V. Beiu: Threshold Logic Implementations – The Early Days
IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03
Cairo, Egypt, December 27-30, 2003 1379–1383

C₉₆ V. Beiu, D.J. Betowski, and P.-S. Wu
Over 100 dBc ROM-less Piecewise Non-linear Direct Digital Frequency Synthesizers
IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03
Cairo, Egypt, December 27-30, 2003 760–763

C₉₅ V. Beiu, J.M. Quintana, M.J. Avedillo, and M.H. Sulieman
Threshold Logic – From Vacuum Tubes to Nanoelectronics **Invited₁₅**
IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03
Cairo, Egypt, December 27-30, 2003 930–935

C₉₄ M.H. Sulieman, and V. Beiu
Review of Recent Full Adders Implemented in Single Electron Technology **Invited₁₄**
IEEE International Midwest Symposium on Circuit and Systems, MWSCAS'03
Cairo, Egypt, December 27-30, 2003 872–875

C₉₃ P.-S. Wu, and V. Beiu
On Accurate Piecewise Linear ROM-less Direct Digital Frequency Synthesizers
IEEE International Conference on Neural Networks and Signal Processing ICNNSP'03
Nanjing, China, December 14-17, 2003 1595–1599

C₉₂ M.H. Sulieman, and V. Beiu: Optimal Practical Adders Using Perceptrons
IEEE International Conference on Neural Networks and Signal Processing ICNNSP'03
Nanjing, China, December 14-17, 2003 345–348

C₉₁ D.J. Betowski, and V. Beiu
Considerations for Phase Accumulator Design for Direct Digital Frequency Synthesizers
IEEE International Conference on Neural Networks and Signal Processing ICNNSP'03
Nanjing, China, December 14-17, 2003 176–179

C₉₀ R. Andonie, L. Sasu, and V. Beiu: Fuzzy ARTMAP with Relevance Factor
IEEE International Joint Conference on Neural Networks IJCNN'03
Portland, OR, USA, July 20-24, 2003 1975–1980

C₈₉ V. Beiu: A Survey of Perceptron Circuit Complexity Results
IEEE International Joint Conference on Neural Networks IJCNN'03
Portland, OR, USA, July 20-24, 2003 989–994

C₈₈ V. Beiu, J.M. Quintana, M.J. Avedillo, and R. Andonie
Differential Implementations of Threshold Logic Gates
IEEE International Symposium on Signal, Circuits and Systems SCS'03
Iasi, Romania, July 10-11, 2003 489–492

C₈₇ Z. Zhou, D.J. Betowski, X. Li, G. La Rue, and V. Beiu
High Performance Direct Digital Frequency Synthesizers
Biennial University/Government/Industry Microelectronics Symposium UGIM'03
Boise, ID, USA, June 30 - July 2, 2003 368–369

C₈₆ V. Beiu: Constructive Threshold Logic Addition – A Synopsis of the Last Decade
International Conference on Artificial Neural Networks ICANN'03
Istanbul, Turkey, June 26-29, 2003, Springer LNCS 2714 745–752

C₈₅ V. Beiu, J.M. Quintana, and M.J. Avedillo: Review of Capacitive Threshold Gate Implementations
International Conference on Artificial Neural Networks ICANN'03
Istanbul, Turkey, June 26-29, 2003, Springer LNCS 2714 737–744

C₈₄ S. Tatapudi, and V. Beiu: Split-Precharge Differential Noise-Immune Threshold Logic Gate
International Work-Conference on Artificial Neural Networks IWANN'03
Menorca, Spain, June 3-6, 2003, Springer LNCS 2687 49–56

C₈₃ R. Andonie, L.M. Sasu, and V. Beiu
A Modified Fuzzy ARTMAP Architecture for Incremental Learning Function Approximation
International Conference on Neural Networks and Computational Intelligence NCI'03
Cancun, Mexico, May 19-21, 2003, ACTA Press 124–129

C₈₂ V. Beiu: On Existential and Constructive Neural Complexity Results
International Conference on Neural Networks and Computational Intelligence NCI'03
Cancun, Mexico, May 19-21, 2003, ACTA Press 63–72

C₈₁ V. Beiu, J.M. Quintana, and M.J. Avedillo: Review of Differential Threshold Gate Implementations
International Conference on Neural Networks and Computational Intelligence NCI'03
Cancun, Mexico, May 19-21, 2003, ACTA Press 44–49

2002 2

C₈₀ V. Beiu: On the Node Complexity of Threshold Gate Circuits with Sub-Linear Fan-Ins
International Conference on Neural Networks and Soft Computing ICNNSC'02
Zakopane, Poland, June 11-15, 2002, Springer, Advances in Soft Computing vol. 19 143–148

C₇₉ V. Beiu: Depth-Size Tradeoffs for Threshold Gate Circuits
Italian Workshop on Neural Networks WIRN-Vietri'02
Vietri sul Mare, Italy, May 31 - June 1, 2002 88–91

2001 2

C₇₈ V. Beiu: On Higher Order Noise Immune Perceptrons
IEEE International Joint Conference on Neural Networks IJCNN'2001
Washington, DC, USA, July 14-19, 2001, vol. 1 246–251

C₇₇ V. Beiu: On VLSI-Optimal Neural Computations
International Conference on Control Systems and Computer Science CSCS-13
Bucharest, Romania, May 31 - June 3, 2001 450–455

2000 2

C₇₆ V. Beiu: High-Speed Noise Robust Threshold Gates
IEEE International Semiconductor Conference CAS'00
Sinaia, Romania, October 10-14, 2000, vol. 1 **Best Paper Award₆** 79–82

C₇₅ V. Beiu: Ultra-Fast Noise Immune CMOS Threshold Gates
IEEE Midwest Symposium on Circuits and Systems MWSCAS'00
Lansing, MI, USA, August 8-11, 2000, vol. 3 1310–1313

1999 1

C₇₄ V. Beiu: Neural Addition and Fibonacci Numbers
International Work-Conference on Artificial Neural Networks IWANN'99
Alicante, Spain, June 2-4, 1999, Springer LNCS 1607 198–207

1998 11

C₇₃ V. Beiu, and S. Draghici
Designing Constructive Neural Learning Algorithms Based on Information Entropy Bounds
Los Alamos Unrestricted Report LA-UR-98-3168, 1998

C₇₂ V. Beiu: On Kolmogorov's Superposition and Boolean Functions
IEEE Brazilian Symposium on Neural Networks SBRN'98
Belo Horizonte, Brazil, December 9-11, 1998 55–60

C₇₁ V. Beiu: Larger Bases and Mixed Analog / Digital Neural Networks
International Conference on Artificial Neural Networks in Engineering ANNIE'98
St. Louis, MI, USA, November 1-4, 1998. In C.H. Dagli et al. (Eds.), ASME Press 63–70

C₇₀ V. Beiu: 2D Neural Hardware vs 3D Biological Ones
ICSC/IFAC International Symposium on Neural Computations NC'98
Vienna, Austria, September 23-25, 1998, ICSC Academic Press 37–45 **Invited₁₃**

C₆₉ V. Beiu: On Automatic Synthesis of Analog / Digital Circuits
International Symposium on Nonlinear Theory and Its Applications NOLTA'98
Crans-Montana, Switzerland, September 14-17, 1998, vol. 2 799–802

C₆₈ V. Beiu, and K.R. Moore: On Analog Implementation of Discrete Neural Networks
International Workshop on Fuzzy Logic and Intelligent Technologies FLINS'98
Antwerp, Belgium, September 14-16, 1998, World Scientific 258–265

C₆₇ V. Beiu: Implementing Size-Optimal Discrete Neural Networks Requires Analog Circuitry
European Signal Processing Conference EuSiPCo'98
Island of Rhodes, Greece, September 8-11, 1998, Typorama, vol. 3 1325–1328

C₆₆ V. Beiu: Neural Inspired Parallel Computations Require Analog Processors
International Conference on Parallel Computing and Electrical Engineering PARELEC'98
Bialystok, Poland, September 2-5, 1998 **Invited₁₂** 39–53

C₆₅ V. Beiu, and H.E. Makaruk: Small Fan-In Is Beautiful
IEEE International Joint Conference on Neural Networks IJCNN'98
Anchorage, AL, USA, May 4-9, 1998, vol. 2 1321–1326

C₆₄ V. Beiu: How to Build VLSI-Efficient Neural Chips
ICSC International Symposium on Engineering of Intelligent Systems EIS'98
Tenerife, Canary Islands, Spain, February 9-13, 1998, ICSC Academic Press, vol. 2 **Invited₁₁** 66–75

C₆₃ V. Beiu, and H.E. Makaruk: Deeper and Sparser Nets Are Optimal
ICSC International Symposium on Engineering of Intelligent Systems EIS'98
Tenerife, Canary Islands, Spain, February 9-13, 1998, ICSC Academic Press, vol. 2 **Invited₁₀** 59–65

1997 12

C₆₂ V. Beiu, S. Draghici, and H.E. Makaruk: On Limited Fan-in Optimal Neural Networks
IEEE Brazilian Symposium on Neural Networks IV SBRN
Goiania, Brazil, December 3-5, 1997 19–30

C₆₁ V. Beiu, and H.E. Makaruk: Computing Volumes of n-Dimensional Complexes
International Symposium on Nonlinear Theory and Its Applications NOLTA'97
Honolulu, HI, USA, November 29 - December 3, 1997, IEICE Press, vol. 1 417–420

C₆₀ S. Draghici, V. Beiu, and I.K. Sethi: A VLSI Optimal Constructive Algorithm
International Conference on Artificial Neural Networks in Engineering ANNIE'97
St. Louis, MI, USA, November 9-12, 1997, ASME Press 145–151

C₅₉ V. Beiu: When Reduced Connectivity Neural Networks Are Complexity Optimal?
International Workshop on Neural Networks HELNET'97
Montreux, Switzerland, October 4-6, 1997, VU University Press 109–116

C₅₈ V. Beiu, and S. Draghici: On Sparsely Connected Optimal Neural Networks
International Conference on Microelectronics for Neural Networks MicroNeuro'97
Dresden, Germany, September 24-26, 1997, Sächsisches Druck- und Verlagshaus 56–63

C₅₇ V. Beiu, and S. Draghici: Limited Weights Neural Networks – Very Tight Entropy Based Bounds
ICSC International Symposium on Soft Computing SOCO'97
Nîmes, France, September 17-19, 1997, ICSC Academic Press 111–118

C₅₆ V. Beiu: Enhanced Lower Entropy Bounds with Application to Constructive Learning
IEEE EuroMicro-Workshop on Computational Intelligence EuroMicro'97
Budapest, Hungary, September 3-4, 1997 541–548

C₅₅ V. Beiu: Optimization of Circuits Using a Constructive Neural Network Learning Algorithm
International Conference on Engineering Applications of Neural Networks EANN'97
Stockholm, Sweden, June 16-18, 1997, Abo Akademi 291–194

C₅₄ V. Beiu, and T. De Pauw: Tight Bounds on the Size of Neural Networks for Classification Problems
International Work-Conference on Artificial Neural Networks IWANN'97
Lanzarote, Canary Islands, Spain, June 4-6, 1997, Springer LNCS 1240 743–752

C₅₃ V. Beiu: When Constants Are Important
International Conference on Control System and Computer Science CSCS-11
Bucharest, Romania, May 28-31, 1997, vol. 2 106–111

C₅₂ S. Draghici, and V. Beiu: Entropy Based Comparison of Neural Networks for Classification
Italian Workshop on Neural Nets WIRN-Vietri'97
Vietri sul Mare, Salerno, Italy, May 22-24, 1997, Springer 124–132

1996 3

C₅₁ V. Beiu: New VLSI Complexity Results for Threshold Gate COMPARISON
Brazilian Symposium on Neural Networks III SBRN
Recife, Brazil, November 12-14, 1996, UFPE-DI 251–258

C₅₀ V. Beiu: VLSI Complexity of Threshold Gate COMPARISON
International Symposium on Neuro-Fuzzy Systems AT'96
Lausanne, Switzerland, August 29-31, 1996, Aati **Invited₅** 161–170

C₄₉ V. Beiu, and J.G. Taylor: Direct Synthesis of Neural Networks
International Conference on Microelectronics for Neural Networks MicroNeuro'96
Lausanne, Switzerland, February 12-14, 1996 257–264

1995 5

C₄₈ J.C. Lemm, V. Beiu, and J.G. Taylor
Density Estimation as a Preprocessing Step for Constructive Algorithms
Annual Symposium on Neural Network SNN'95
Nijmegen, The Netherlands, September 14-15, 1995, Springer 213–216

C₄₇ V. Beiu, and J.G. Taylor: Optimal Mapping of Neural Networks onto FPGAs
International Workshop on Artificial Neural Networks IWANN'95
Málaga, Spain, June 7-9, 1995, Springer LNCS 930 822–829

C₄₆ V. Beiu, and J.G. Taylor: Area-Efficient Constructive Learning Algorithm
International Conference on Control System and Computer Science CSCS-10
Bucharest, Romania, May 24-26, 1995, vol. 3 **Invited₅** 293–310

C₄₅ V. Beiu, and J.G. Taylor: VLSI Optimal Learning Algorithm
International Conference on Artificial Neural Networks and Genetic Algorithms ICANNGA'95, Alès, France, April 19-21, 1995, Springer 61–64

C₄₄ V. Beiu
Optimal VLSI Implementations of Neural Networks, VLSI-Friendly Learning Algorithms
Applied Decision Technologies Conference ADT'95, London, UK, April 3-5, 1995 **Invited₇** 193–207

1994 6

C₄₃ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
Addition Using Constrained Threshold Gates
International Conference on Technical Informatics ConTI'94
Timișoara, Romania, November 16-19, 1994 **Invited₆** 166–177

C₄₂ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
Placing Feedforward Neural Networks Among Several Circuit Complexity Classes
World Conference on Neural Networks WCNN'94
San Diego, CA, USA, June 4-9, 1994, Lawrence Erlbaum and INNS Press, vol. 2 584–589

C₄₁ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
On the Circuit Complexity of Feedforward Neural Networks
International Conference on Artificial Neural Networks ICANN'94
Sorrento, Italy, May 26-29, 1994, Springer 521–524

C₄₀ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
Area-Time Performances of Some Neural Computations
International Symposium on Signal Processing, Robotics, and Artificial Neural Networks SPRANN'94, Lille, France, April 25-27, 1994, GERF EC 664–668

C₃₉ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
VLSI Complexity Reduction by Piece-Wise Approximation of the Sigmoid Function
European Symposium on Artificial Neural Networks ESANN'94
Brussels, Belgium, April 20-22, 1994, D factio **Invited₅** 181–186

C₃₈ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
Learning from Examples and VLSI Implementation of Neural Networks
European Meeting on Cybernetics and System Research EMCSR'94
Vienna, Austria, April 5-8, 1994, World Scientific Press **Invited₄** 1767–1774

1993 5

C₃₇ V. Beiu, J.A. Peperstraete, and R. Lauwereins
Enhanced Threshold Gate Fan-In Reduction Algorithms
International Conference for Young Computer Scientists ICYCS'93
Beijing, China, July 15-17, 1993, Tsinghua Press 3.39–3.42

C₃₆ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
 Overview of Some Efficient Threshold Gate Decomposition Algorithms
 International Conference on Control System and Computer Science CSCS-9
 Bucharest, Romania, May 25-28, 1993, Joint Printing House, vol. 1 Invited₃
458–469

C₃₅ D.O. Creteanu, V. Beiu, J.A. Peperstraete, and R. Lauwereins
 Systolic Pattern Recognition Based on a Neural Network Algorithm
 International Conference on Artificial Neural Networks and Genetic
 Algorithms ICANNGA'93, Innsbruck, Austria, April 13-16, 1993, Springer 137–144

C₃₄ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
 Efficient Decomposition of Comparison and Its Applications
 European Symposium on Artificial Neural Networks ESANN'93
 Brussels, Belgium, April 7-9, 1993, D factio 45–50

C₃₃ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
 COMPARISON and Threshold Gate Decomposition
 International Conference on Microelectronics for Neural Networks MicroNeuro'93
 Edinburgh, UK, April 6-8, 1993, Pub. UnivEd 83–90

1992 6

C₃₂ V. Beiu, J.A. Peperstraete, and R. Lauwereins
 Enhanced Threshold Gate Fan-in Reduction Algorithm
 Interdisciplinary Centrum for Neural Networks ICNN'92
 Leuven, Belgium, November 19, 1992, KUL Press Invited₂
65–70

C₃₁ V. Beiu, J.A. Peperstraete, and R. Lauwereins
 Simpler Neural Networks by Fan-in Reduction
 IEEE International Joint Conference on Neural Networks IJCNN'92
 Beijing, China, November 3-6, 1992, vol. 3 204–209

C₃₀ V. Beiu, J.A. Peperstraete, and R. Lauwereins
 Algorithms for Fan-in Reduction
 International Conference on Neural Networks and Their Applications NeuroNimes'92
 Nîmes, France, November 2-6, 1992, EC2 589–600

C₂₉ V. Beiu, J.A. Peperstraete, and R. Lauwereins
 Using Threshold Gates to Implement Sigmoid Nonlinearities
 International Conference on Artificial Neural Networks ICANN'92
 Brighton, UK, September 4-7, 1992, Elsevier 1447–1450

C₂₈ V. Beiu, D.C. Ioan, and M.C. Dumbrava
 Continuous Boltzmann Machines: Theoretical Aspects and Applications
 IEEE European Computer Conference CompEuro'92, Hague, Netherlands, May 4-8, 1992 193–198

C₂₇ V. Beiu, D.C. Ioan, M.C. Dumbrava, and O. Robciuc
 Physical Fields Determination Using Continuous Boltzmann Machines
 IASTED International Symposium APPLIED INFORMATICS'92
 Innsbruck, Austria, February 10-12, 1992, Acta Press 284–287

1991 3

C₂₆ S. Georgescu, and V. Beiu: Optimal Reconstruction from Sampled Data with Parallel Structures
 ISMM International Workshop on Parallel Computing ParComp'91
 Trani, Italy, September 11-13, 1991, Acta Press 260–263

C₂₅ V. Beiu: Neural Network for Digital Image Enhancement
 International Conference on Artificial Neural Networks ICANN'91
 Espoo, Finland, June 24-28, 1991, Elsevier, vol. 2 1071–1074

C₂₄ V. Beiu: NeuroSim – A Neural Network Simulator
 International Conference on Control System and Computer Science CSCS-8
 Bucharest, Romania, May 22-25, 1991 28–36

1990 1

C₂₃ V. Beiu: Neural Network Priority Queue
 International Workshop on Parallel Processing by Cellular Automata PARCELLA'90
 Berlin, Germany, September 19-21, 1990, Akademie Verlag Invited₁
130–136

1989 4

C₂₂ V. Beiu, A. Florea, and S. Georgescu: The Facilities of the NeuroSim Environment
 International Symposium on Informatics INFO-IASI'89, Iași, Romania, Oct. 19-21, 1989 196–202

C₂₁ V. Beiu, and S. Georgescu: Recognition of Moving Objects Using NeuroSim
International Symposium on Informatics INFO-IASI'89, Iași, Romania, Oct. 19-21, 1989 186–195

C₂₀ A. Petrescu, and V. Beiu: The "Hello VLSI" CAD Environment
IEEE Annual Conference on Semiconductors CAS'89, Sinaia, Romania, Oct. 11-14, 1989 78–82

C₁₉ V. Beiu, and S. Georgescu: Consideration of Vision Based on Associative Neural Networks
IEEE Annual European Computer Conference CompEuro'89
Hamburg, Germany, May 8-12, 1989, vol. 2 121–124

1988 1

C₁₈ V. Beiu: Parallel Arrays for High Speed Line-Drawing
International Workshop on Parallel Processing by Cellular Automata PARCELLA'88
Berlin, Germany, October 17-21, 1988, Springer LNCS 342 241–247

1987 5

C₁₇ V. Beiu: A Smart-Memory for Set-Structure Processing
International Symposium on Informatics INFO-IASI'87
Iași, Romania, October 8-10, 1987, vol. 1 404–413

C₁₆ V. Beiu: VLSI Arrays Implementing Parallel Line-Drawing Algorithms
International Symposium on Informatics INFO-IASI'87
Iași, Romania, October 8-10, 1987, vol. 1 395–403

C₁₅ V. Beiu: Smart VLSI Memory Chips Implementing Elementary Operations on Lists
International Conference on Control System and Computer Science CSCS-7
Bucharest, Romania, May 27-30, 1987, vol. 3 16–22

C₁₄ E. Oltean, and V. Beiu: Adaptive Kalman Filtering – Implementation of a Dedicated Structure
International Conference on Control System and Computer Science CSCS-7
Bucharest, Romania, May 27-30, 1987, vol. 2 21–26

C₁₃ V. Beiu, and C. Constantinescu: Fault-Tolerant Systolic Arrays for Antialiasing
IEEE Annual European Computer Conference CompEuro'87
Hamburg, Germany, May 11-15, 1987 720–723

1986 1

C₁₂ V. Beiu: Self-Testable and Self-Repairable Antialiasing Unit
International MICROELECTRONICS'86 Conference
Plovdiv, Bulgaria, October 23–25, 1986, vol. 2 183–195

1985 4

C₁₁ V. Beiu, and A. Neagu: Algorithm for Adding Universal Represented Real (URR) Numbers
International Symposium on Informatics INFO-IASI'85
Iași, Romania, October 18-19, 1985, vol. 2 760–768

C₁₀ V. Beiu: Dedicated Computing Unit for Antialiasing
International Symposium on Informatics INFO-IASI'85
Iași, Romania, October 18-19, 1985, vol. 2 590–599

C₉ V. Beiu, and I. Roșu
VLSI Implementation of a Self-Testable Real Content Addressable Memory
International Conference on Control System and Computer Science CSCS-6
Bucharest, Romania, May 22-25, 1985, vol. 2 400–405

C₈ V. Beiu, A. Petrescu, and I. Roșu
Design of Hierarchically Organized Memories for VLSI Implementation
International Conference on Control System and Computer Science CSCS-6
Bucharest, Romania, May 22-25, 1985, vol. 2 69–75

1983 1

C₇ I. Roșu, V. Beiu, and T. Kappel: An Algorithm for Priorities Evaluation in a Statistical Multiplexer
International Conference on Control System and Computer Science CSCS-5
Bucharest, Romania, June 8-11, 1983, vol. 2 368–372

1982 1

C₆ V. Beiu: High Speed Algorithm for Executing the MOD Instruction
National Conference on Electronics, Telecommunication, Control and Computers CNETAC'82
Bucharest, Romania, November 17-19, 1982 175–179

1980 3

- C₅ A. Aurelian, V. Beiu, and R. Muntean
Programmable Binary Multipliers in the Range $2^2 : 2^{10}$
Students Scientific Research Conference
Bucharest, Romania, May 17-18, 1980 **Best Paper Award₅ 721–725**
- C₄ V. Beiu, R. Muntean, and A. Aurelian
Graphic Workstation – RAM/ROM Character Generator
Students' Scientific Research Conference
Bucharest, Romania, May 17-18, 1980 **Best Paper Award₄ 726–730**
- C₃ R. Munteanu, A. Aurelian, and V. Beiu
Ultra High Speed TTL Unit for a Graphic Workstation
Students Scientific Research Conference
Bucharest, Romania, May 17-18, 1980 **Best Paper Award₃ 731–735**

1977 2

- C₂ V. Beiu: Field Effect Optoelectronic Equipment
Students' Scientific Research Conference
Bucharest, Romania, May 13-14, 1977 **Best Paper Award₂ 476–480**
- C₁ V. Beiu: Bistable Cholesteric Mixtures with Positive Dielectric Anisotropy
Students Scientific Research Conference
Bucharest, Romania, May 13-14, 1977 **Best Paper Award₁ 471–475**

42 others

7 Invited and 1 Best Paper Award

- O₄₂ L. Hamad, A. Fahad, A. Saeed, F. Kharbash, and V. Beiu
On Reliability-Enhanced Quantum Cellular Automata (QCA) Designs
UAEU Annual Research & Innovation Conference ARIC'15
Al Ain, UAE, November 24-25, 2015
- O₄₁ L. Dauş, and V. Beiu: A Survey of Consecutive-k-out-of-n Systems Bounds
IEEE International Symposium on Multiple-Valued Logic ISMVL'14
International Workshop on Post-Binary ULSI Systems ULSIWS'14
Bremen, Germany, May 18-21, 2014
- O₄₀ M. Tache, V. Beiu, W. Ibrahim, F. Kharbash, and M. Alioto
Sizing for Static Noise Margins Revisited
European Workshop on CMOS Variability VARI'13/PATMOS'13
Karlsruhe, Germany, September 9-11, 2013
- O₃₉ V. Beiu, and W. Ibrahim: NAND Multiplexing Down to Nuts and Bolts
International Conference on Ultimate Integration on Silicon ULIS'10
Glasgow, UK, March 17-19, 2010
- O₃₈ B.A.M. Madappuram, V. Beiu, and T.M. McGinnity
On Brain-inspired Hybrid Network Topologies for Future Nano-architectures
UAEU Annual Research Conference ARC-9, Al Ain, UAE, April 21-23, 2008 **Best Paper Award₁**
- O₃₇ S. Lazarova-Molnar, and V. Beiu
Mapping the Proxel-Based Method to Reliability Analysis of Nano-architectures
UAEU Annual Research Conference ARC-9, Al Ain, UAE, April 21-23, 2008
- O₃₆ R.M. Beiu, C.D. Stanescu, and V. Beiu
Nanostructured Fiber Optics as Highly Sensitive Mechanical Sensors
International Trends in NanoTechnology Conference TNT'07
San Sebastian, Spain, September 3-7, 2007 **Invited₇**
- O₃₅ W. Ibrahim, and V. Beiu: A Hybrid Monte-Carlo and Numerical Simulations Approach
for Future Nano-circuits Reliability Calculation
International Trends in NanoTechnology Conference TNT'07
San Sebastian, Spain, September 3-7, 2007
- O₃₄ S. Lazarova-Molnar, V. Beiu, and W. Ibrahim
Proxels for Reliability Assessment of Future Nano-Circuits
International Trends in NanoTechnology Conference TNT'07
San Sebastian, Spain, September 3-7, 2007
- O₃₃ H. Amer, and V. Beiu
On Global Communications for Nano-Architectures – Brain versus Rent's Rule
International Trends in NanoTechnology Conference TNT'07
San Sebastian, Spain, September 3-7, 2007

- O₃₂ B.A.M. Madappuram, and V. Beiu
Using Standing Waves for Communications Might Work for Crossbar Architectures
International Trends in NanoTechnology Conference TNT'07
San Sebastian, Spain, September 3-7, 2007
- O₃₁ M.H. Suleiman, and V. Beiu
Investigating the Reliability of Single-Electron-Technology Gates and Circuits
UAEU Annual Research Conference ARC-8, Al Ain, UAE, April 23-25, 2007
- O₃₀ J. Nyathi, V. Beiu, and S. Aunet
Sub Femto Joule Switching – High Speed Reliable CMOS Circuits Are Feasible
ASILOMAR Conference on Signal, Systems and Computers
Pacific Groove, CA, USA, November 7-10, 2004
- O₂₉ J. Nyathi, V. Beiu, and S. Aunet
Femto Joule Switching – Review of Low Energy Design Styles for the Nano Era
International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04
Krakow, Poland, September 13-17, 2004 Invited₆
- O₂₈ V. Beiu, U. Rückert, S. Roy, and J. Nyathi
On Nanoelectronic Architectural Challenges and Plausible Solutions
International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04
Krakow, Poland, September 13-17, 2004
- O₂₇ V. Beiu, and A. Zawadzki
Why VLSI/Nano Library Design Should Use Kolmogorov's Superpositions
International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04
Krakow, Poland, September 13-17, 2004
- O₂₆ V. Beiu: On Biological and Hardware Neural Networks
International Joint Meeting AMS-SMM, Denton, TX, USA, May 19-22, 1999 Invited₅
- O₂₅ V. Beiu, J. Frigo, and K.R. Moore: Why the Nervous Networks Are Reliable
International Symposium on Artificial Intelligence and Adaptive Systems CIMAF'99
Havana, Cuba, March 24-28, 1999
- O₂₄ V. Beiu, J. Frigo, and K.R. Moore: On the Reliability of Nervous Nets
International Conference on Computational Intelligence for Modeling,
Control and Automation CIMCA'99, Vienna, Austria, February 17-19, 1999
- O₂₃ S. Draghici, and V. Beiu: On Issues Related to VLSI Implementations of Neural Networks
International Conference on Cognitive and Neural Systems CNS'98
Boston, MA, USA, May 27-30, 1998
- O₂₂ D.O. Creteanu, and V. Beiu: Systolic Pattern Recognition System
International Conference on Fuzzy Systems and Artificial Intelligence IFSAI'92
Iasi, Romania, October 28-31, 1992
- O₂₁ V. Beiu, D.C. Ioan, M. Dumbrava, and O. Robciuc
Physical Fields Determination Using Continuous Boltzmann Machines
Symposium on Parallel Computing, Bucharest, Romania, December 10-11, 1991 Invited₄
- O₂₀ V. Beiu: Motion Detection with Neural Networks
International Conference on Industrial and Applied Mathematics ICIAM'91
Washington DC, USA, July 8-12, 1991
- O₁₉ V. Beiu: Neural Network Solutions for Motion Detection
International Symposium on Applied Informatics, Innsbruck, Austria, February 18-21, 1991
- O₁₈ A. Florea, V. Beiu, and S. Georgescu
Expert System Development with a Neural Network Simulator
International Conference on AI and Control Systems for Robots AICSR'89
Strbskoe Pleso, Czechoslovakia, November 6-10, 1989
- O₁₇ V. Beiu: From Systolic Arrays to Neural Networks
International Symposium on Informatics INFO-IASI'89
Iasi, Romania, October 19-21, 1989 Invited₃
- O₁₆ M. Constantinescu, and V. Beiu
Theoretical Aspects of Parallel Algorithms for Histogram Modification
International Conference on Computer Systems MICROSYSTEM'89
Carlsbad (Karlovy Vary), Czechoslovakia, September 18-21, 1989
- O₁₅ V. Beiu, and S. Georgescu: Neural Network Models of Vision
IAPR Workshop on Computer Vision, Tokyo, Japan, October 12-14, 1988
- O₁₄ A. Florea, and V. Beiu: Expert Decisions Using Neural Models
Conference on Electronics, Telecommunication, Control and Computers CNETAC'88
Bucharest, Romania, December 7-9, 1988

- O₁₃ V. Beiu: Hierarchical Memory Enhanced with List Processing Facilities
International Conference on Computer Systems MICROSYSTEM'88
Bratislava, Czechoslovakia, August 30 - September 1, 1988
- O₁₂ V. Beiu: Parallel Line-Drawing Algorithms
International Conference on Computer Systems MICROSYSTEM'88
Bratislava, Czechoslovakia, August 30 - September 1, 1988
- O₁₁ V. Beiu, M. Ionescu, E. Paşol, and L. Zuzu
VLSI Implementation of a Statistical Multiplexer
International Symposium Mini and Microcomputers ISMM-MIMI'87
Lugano, Switzerland, June 29 - July 2, 1987
- O₁₀ V. Beiu, M. Ionescu, E. Paşol, and L. Zuzu
Adaptive Multiplexing Algorithm and Its Possible VLSI Implementation
Mediterranean Electrotechnical Conference MELECON'87, Rome, Italy, March 24-26, 1987
- O₉ V. Beiu: Smart Image Memory for Parallel Line Generation
Conference on Electronics, Telecommunication, Control and Computers CNETAC'86
Bucharest, Romania, December 4-6, 1986
- O₈ F. Moraru, C. Ispas, S. Constantin, A. Niculescu, and V. Beiu
Automat Conical Ball Bearing Sorting System
National Conference on Automatic Measurement Systems Using Computer Techniques
Bucharest, Romania, May 22-24, 1986
- O₇ V. Beiu: Parallel Adder with Regular Structure
Conference on Electronics, Telecommunication, Control and Computers CNETAC'85
Bucharest, Romania, November 21-23, 1985
- O₆ V. Beiu: Self-Testable and Self-Repairable Units – A Must for VLSI Structures
Conference on Electronics, Telecommunication, Control and Computers CNETAC'84
Bucharest, Romania, November 22-24, 1984
- O₅ V. Beiu: High Reliability Memory Organization
Conference on Electronics, Telecommunication, Control and Computers CNETAC'83
Bucharest, Romania, November 17-18, 1983
- O₄ V. Beiu: Using Microprocessors in Audio Systems
Conference on Electronics, Telecommunication, Control and Computers CNETAC'82
Bucharest, Romania, November 17-19, 1982
- O₃ V. Beiu: Memory Structure with Simultaneous Read and Write Capabilities
Military Academy of Sciences, Bucharest, Romania, November, 1982 Invited₂
- O₂ V. Beiu: Method for Storing Digital Information on a Video Recorder
Conference on Electronics, Telecommunication, Control and Computers CNETAC'81
Bucharest, Romania, November, 1981
- O₁ V. Beiu
Reliability Enhanced Memory Architecture with Gracefully Degrading Performances
Jubilee: Ten Years from the Foundation of the National College of Informatics
Bucharest, Romania, May, 1981 Invited₁

67 technical reports 25 have appeared only as technical reports, while 42 have been published as conferences/journals
Los Alamos Unrestricted Reports are available at <http://www.osti.gov/scitech/search/semantic:Beiu/>

- TR₆₇ V. Beiu: WTEC-NANO2 (21 pages)
International Study of the Long-term Impacts and Future Opportunities for
Nanoscale Science and Engineering, September 2010
- TR₆₆ V. Beiu, H.E. Makaruk, D. Morgan, and L. Popa-Simil
ARGOS Advanced RTR (Real Time Radiography) Graphical Object Selection
Los Alamos Unrestricted Report LA-UR-03-2477, April 2003
- TR₆₅ V. Beiu, H.E. Makaruk, D. Morgan, and L. Popa-Simil: ARGOS – The Problem
Los Alamos Unrestricted Report LA-UR-03-2474, April 2003
- TR₆₄ V. Beiu: On Automatic Synthesis of Analog/Digital Circuits
Los Alamos Unrestricted Report LA-UR-98-3463, 1998
- TR₆₃ V. Beiu: Larger Bases and Mixed Analog/Digital Neural Networks
Los Alamos Unrestricted Report LA-UR-98-3462, 1998
- TR₆₂ V. Beiu, J. Frigo, and K.R. Moore: On the Reliability of Nervous Nets
Los Alamos Unrestricted Report LA-UR-98-3461, 1998
- TR₆₁ V. Beiu: Neural Inspired Parallel Computations Require Analog Processors
Los Alamos Unrestricted Report LA-UR-98-3325, 1998

- TR₆₀ V. Beiu, and S. Draghici
Designing Constructive Neural Learning Algorithms Based on Information Entropy Bounds
Los Alamos Unrestricted Report LA-UR-98-3168, 1998
- TR₅₉ V. Beiu: On Kolmogorov's Superposition and Boolean Functions
Los Alamos Unrestricted Report LA-UR-98-2883, 1998
- TR₅₈ V. Beiu: 2D Neural Hardware vs 3D Biological Ones
Los Alamos Unrestricted Report LA-UR-98-2504, 1998
- TR₅₇ V. Beiu, S. Draghici, and T. De Pauw: A Constructive Approach to Calculating Lower Entropy Bounds
Los Alamos Unrestricted Report LA-UR-98-2333, 1998
- TR₅₆ V. Beiu: Implementing Size-Optimal Discrete Neural Networks Requires Analog Circuitry
Los Alamos Unrestricted Report LA-UR-98-1702, 1998
- TR₅₅ V. Beiu, and K.R. Moore: On Analog Implementation of Discrete Neural Networks
Los Alamos Unrestricted Report LA-UR-98-1609, 1998
- TR₅₄ V. Beiu: How to Build VLSI-Efficient Neural Chips
Los Alamos Unrestricted Report LA-UR-97-4460, 1997
- TR₅₃ V. Beiu: Implementing Size-Optimal Discrete Neural Networks Requires Analog Circuitry
Los Alamos Unrestricted Report LA-UR-97-4432, 1997
- TR₅₂ V. Beiu, and H.E. Makaruk: On Deeper Nets for Classification Problems
Los Alamos Unrestricted Report LA-UR-97-4413, 1997
- TR₅₁ V. Beiu, and H.E. Makaruk: Deeper and Sparser Nets Are Optimal
Los Alamos Unrestricted Report LA-UR-97-4359, 1997
- TR₅₀ V. Beiu, S. Draghici, and H.E. Makaruk: On Limited Fan-In Optimal Neural Networks
Los Alamos Unrestricted Report LA-UR-97-4314, 1997
- TR₄₉ V. Beiu, and H.E. Makaruk
Constructive Entropy Bounds Based on n-Dimensional Complexes
Los Alamos Unrestricted Report LA-UR-97-4251, 1997
- TR₄₈ V. Beiu, and H.E. Makaruk: Small Fan-In Is Beautiful
Los Alamos Unrestricted Report LA-UR-97-3493, 1997
- TR₄₇ V. Beiu: On the Circuit and VLSI Complexity of Threshold Gate COMPARISON
Los Alamos Unrestricted Report LA-UR-97-3353, 1997
- TR₄₆ V. Beiu, and S. Draghici: On Sparsely Connected Optimal Neural Networks
Los Alamos Unrestricted Report LA-UR-97-2970, 1997
- TR₄₅ V. Beiu, and H.E. Makaruk: Computing Volumes of n-Dimensional Complexes
Los Alamos Unrestricted Report LA-UR-97-2873, 1997
- TR₄₄ V. Beiu: Entropy, Constructive Neural Learning, and VLSI Efficiency
Los Alamos Unrestricted Report LA-UR-97-2843, 1997
- TR₄₃ V. Beiu: The Next Generation of Neural Networks Chips
Los Alamos Unrestricted Report LA-UR-97-1917, 1997
- TR₄₂ V. Beiu: When Reduced Connectivity Neural Networks Are Complexity Optimal?
Los Alamos Unrestricted Report LA-UR-97-1916, 1997
- TR₄₁ V. Beiu: Digital Integrated Circuit Implementations (of Neural Networks)
Los Alamos Unrestricted Report LA-UR-97-1900, 1997
- TR₄₀ V. Beiu: Enhanced Lower Entropy Bounds with Application to Constructive Learning
Los Alamos Unrestricted Report LA-UR-97-1877, 1997
- TR₃₉ S. Draghici, V. Beiu, and I.K. Sethi: A VLSI Optimal Constructive Algorithm for Classification Problems
Los Alamos Unrestricted Report LA-UR-97-1609, 1997
- TR₃₈ V. Beiu, and S. Draghici: On Sparsely Connected Optimal Neural Networks
Los Alamos Unrestricted Report LA-UR-97-1567, 1997
- TR₃₇ V. Beiu: When Constants Are Important
Los Alamos Unrestricted Report LA-UR-97-1262, 1997
- TR₃₆ V. Beiu, S. Draghici, and T. De Pauw: A Constructive Approach to Calculating Lower Entropy Bounds
Los Alamos Unrestricted Report LA-UR-97-884, 1997
- TR₃₅ V. Beiu: Optimization of Circuits Using a Constructive Neural Network Learning Algorithm
Los Alamos Unrestricted Report LA-UR-97-851, 1997
- TR₃₄ V. Beiu: Enhanced Lower Entropy Bounds with Application to Constructive Learning
Los Alamos Unrestricted Report LA-UR-97-516, 1997

- TR₃₃ V. Beiu: Reduced Complexity Constructive Learning Algorithm
Los Alamos Unrestricted Report LA-UR-97-515, 1997
- TR₃₂ S. Draghici, and V. Beiu: Entropy Based Comparison of Neural Networks for Classification
Los Alamos Unrestricted Report LA-UR-97-483, 1997
- TR₃₁ V. Beiu, and S. Draghici: Limited Weights Neural Networks: Very Tight Entropy Based Bounds
Los Alamos Unrestricted Report LA-UR-97-294, 1997
- TR₃₀ V. Beiu: When Constants Are Important
Los Alamos Unrestricted Report LA-UR-97-226, 1997
- TR₂₉ V. Beiu: Constant Fan-In Discrete Neural Networks Are VLSI-Optimal
Los Alamos Unrestricted Report LA-UR-97-61, 1997
- TR₂₈ V. Beiu, and T. De Pauw: Tight Bounds on the Size of Neural Networks for Classification Problems
Los Alamos Unrestricted Report LA-UR-97-60, 1997
- TR₂₇ V. Beiu: Optimization of Circuits Using a Constructive Neural Network Learning Algorithm
Los Alamos Unrestricted Report LA-UR-97-59, 1997
- TR₂₆ V. Beiu: On the Circuit and VLSI Complexity of Threshold Gate COMPARISON
Los Alamos Unrestricted Report LA-UR-96-3591, 1996
- TR₂₅ V. Beiu: New VLSI Complexity Results for Threshold Gate COMPARISON
Los Alamos Unrestricted Report LA-UR-96-3576, 1996
- TR₂₄ J.C. Lemm, V. Beiu, and J.G. Taylor
Density Estimation as a Preprocessing Step for Constructive Algorithms
Munster University Technical Report MS-TPI-95-10, 1995
- TR₂₃ V. Beiu, D.C. Ioan, M. Dumbrava, and O. Robciuc
Physical Fields Determination Using Continuous Boltzmann Machines
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1991
- TR₂₂ V. Beiu: Motion Detection with Neural Networks
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, September 1991
- TR₂₁ V. Beiu: Neural Network Solutions for Motion Detection
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, March 1991
- TR₂₀ V. Beiu: Neural Network Priority Queue
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, October 1990
- TR₁₉ A. Florea, V. Beiu, and S. Georgescu: Expert System Development with a Neural Network Simulator
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1989
- TR₁₈ V. Beiu: From Systolic Arrays to Neural Networks
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, November 1989
- TR₁₇ M. Constantinescu, and V. Beiu: Theoretical Aspects of Parallel Algorithms for Histogram Modification
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, October 1989
- TR₁₆ V. Beiu, and A. Florea: Basic Structure of a Program Used to Simulate Processor Networks
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1988
- TR₁₅ A. Florea, and V. Beiu: Expert Decisions Using Neural Models
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1988
- TR₁₄ V. Beiu: Hierarchical Memory Enhanced with List Processing Facilities
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, October 1988
- TR₁₃ V. Beiu: Parallel Line-Drawing Algorithms
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, October 1988
- TR₁₂ V. Ivanov, and V. Beiu: Heuristic Simulation of Circuits Using PROLOG
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, February 1988
- TR₁₁ V. Beiu, M. Ionescu, E. Paşol, and L. Zuzu: VLSI Implementation of a Statistical Multiplexer
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, September 1987
- TR₁₀ V. Beiu, M. Ionescu, E. Paşol, and L. Zuzu
Adaptive Multiplexing Algorithm and Its Possible VLSI Implementation
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, April 1987
- TR₉ V. Beiu: Smart Image Memory for Parallel Line Generation
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1986
- TR₈ F. Moraru, C. Ispas, S. Constantin, A. Niculescu, and V. Beiu: Automat Conical Ball Bearing Sorting System
Technical Report, Department of Mechanics, University "Politehnica" of Bucharest, Romania, June 1986
- TR₇ V. Beiu: Parallel Adder with Regular Structure
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1985

- TR₆ V. Beiu: Self-Testable and Self-Repairable Units: A Must for VLSI Structures
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1984
- TR₅ V. Beiu: Highly Reliable Memory Organization
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1983
- TR₄ V. Beiu: Memory Structure with Simultaneous Read and Write Capabilities
Technical Report, Military Academy of Sciences, Bucharest, Romania, November 1982
- TR₃ V. Beiu: Using Microprocessors in Audio Systems
Technical Report, Research Institute for Computer Technique, Bucharest, Romania, December 1982
- TR₂ V. Beiu: Method for Recording Digital Information on a Video Recorder
Technical Report, Research Institute for Computer Technique, Bucharest, Romania, December 1981
- TR₁ V. Beiu: Reliability Enhanced Memory with Gracefully Degrading Performances
Technical Report, Research Institute for Computer Technique, Bucharest, Romania, July 1981

Invited presentations

17 invited keynotes/plenaries

- V. Beiu: Brain versus Computer Revisited
Asia-Pacific Conference on Electrical Electronics and Engineering AEEE'16
Postponed to 2016 [invitation to AEEE'15, Dubai, UAE, November 18-19, 2015] Keynote
- K₁₇ V. Beiu: Why the Brain Can and the Computer Can't
IEEE International Workshop on Soft Computing Applications SOFA'16
Arad, Romania, August 24-26, 2016, <http://sofa2016.org/prog.html> Keynote
- K₁₆ V. Beiu
On the Reliability Accuracy Challenge – Grappling with a Seemingly Intractable Problem
European Dependable Computing Conference EDCC'12
Sibiu, Romania, May 8-11, 2012 Keynote
- K₁₅ T.G. Noll, P. Hom, N. Menezes, V. Beiu, and D. Hammerstrom
Alternative Minimum-Energy Computing Paradigms (Brain-inspired Information Processors)
International Forum on Minimum Energy Electronic Systems MEES'10
Abu Dhabi, UAE, May 23-24, 2010, <http://www.src.org/calendar/e003960/> [Session V] Panel
- K₁₄ V. Beiu
Trustworthy Wings of the Mysterious Butterflies (Brain-inspired Information Processing)
International Nanotechnology Conference on Communication and Cooperation INC6
Grenoble, France, May 19, 2010
http://www.minatec.org/inc6/presentations/We1-1_Beiu.pdf Keynote
- K₁₃ V. Beiu
Connectivity and Scalability Issues for Biologically Plausible Nano-electronic Systems
International Workshop on Brain-Inspired Electronic Circuits and Systems BIECS'09
European Solid-State Device Research Conference ESSDERC'09
Athens, Greece, September 18, 2009 Keynote
- K₁₂ C. Constantinescu, J.A. Abraham, V. Beiu, H. Naeimi, A. Somani, and S. Wang
Scaling Towards Nanometer Size Devices – Issues and Solutions
Workshop on Dependable and Secure Nanocomputing WDSN'09 (IEEE / IFIP DSN'09)
Estoril/Lisbon, Portugal, June 29, 2009
http://webhost.laas.fr/TSF/WDSN09/WDSN09_files/Slides/WDSN09_12-Beiu.pdf Panel
- K₁₁ V. Beiu: Electrons Behaving Badly
Information Electronics Systems Global Center of Excellence GCoE'08
Tohoku University, Sendai, Japan, July 14, 2008 Plenary
- K₁₀ S. Bhabhu, R.A. Parekhji, M. Nicolaidis, V. Beiu, and M.Y. Zhang
Mitigating Reliability, Yield and Power Issues in Nano-CMOS: Design or EDA Problem?
IEEE International VLSI Test Symposium VTS'08, San Diego, CA, USA, April 30, 2008 Panel
- K₉ V. Beiu: Quo Vadis Nano-electronics
Information Electronics Systems Global Center of Excellence GCoE'07
Tohoku University, Sendai, Japan, November 27, 2007 Plenary
- K₈ V. Beiu: What Do Shannon, von Neumann, Kolmogorov, and Feynman
Have to Do with ... Moore?
IEEE International Symposium on Multiple Valued Logic ISMVL'07
Oslo, Norway, May 14, 2007 Plenary
- K₇ V. Beiu: What Do Moore, von Neumann and Kolmogorov Have in Common?
IEEE International Conference on Computer Systems and Applications AICCSA'06
Sharjah, UAE, March 9, 2006 Keynote

K ₆	V. Beiu: The Quest for Reliable Nano Computations IEEE International Conference on Microelectronics ICM'05 Islamabad, Pakistan, December 13, 2005	Plenary
K ₅	U. Rükert, and V. Beiu: Neural Inspired Architectures for Nanoelectronics IEEE International Conference on Intelligent Computing and Information Systems ICICIS'05 Cairo, Egypt, March 5-7, 2005	Plenary
K ₄	V. Beiu: On Biological and Hardware Neural Networks International Joint Meeting of the AMS and SMM, Denton, TX, USA, May 21, 1999	Keynote
K ₃	V. Beiu: 2D Neural Hardware vs 3D Biological Ones International ICSC Symposium on Neural Computations NC'98 Vienna, Austria, September 22, 1998	Plenary
K ₂	V. Beiu: Neural Inspired Parallel Computations Require Analog Processors International Conference on Parallel Computing and Electrical Engineering PARELEC'98 Bialystok, Poland, September 4, 1998	Plenary
K ₁	V. Beiu: How to Build VLSI-Efficient Neural Chips International ICSC Symposium on Engineering of Intelligent Systems EIS'98 Tenerife, Canary Islands, Spain, February 9-13, 1998	Keynote

17 invited tutorials

T ₁₇	V. Beiu, S.R. Cowell, L. Daş, and P. Poulin: The Brain and the Computer Revisited Once Again IEEE International Nanotechnology Conference IEEE-NANO'16 Sendai, Japan, August 22, 2016
T ₁₆	V. Beiu, P.M. Kelly, and W. Ibrahim: On Brain Inspired Nano Interconnects IEEE International Joint Conference on Neural Networks IJCNN'10 (part of WCCI'10) Barcelona, Spain, July 18, 2010 http://cis.ieee.org/cis-educational-repository/cis-video-collection/cis-video-library.html?vid=35056547 http://cis.ieee.org/cis-educational-repository/cis-video-collection/cis-video-library.html?vid=35056562
T ₁₅	V. Beiu, and P.M. Kelly: On Brain Inspired Interconnects for Nano-electronics International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 19, 2009
T ₁₄	V. Beiu, and W. Ibrahim: On Reliability When Down to a Handful of Electrons IEEE International Nanotechnology Conference IEEE-NANO'09 Genoa, Italy, June 27, 2009
T ₁₃	V. Beiu: On Brain Inspired Low-Power Redundant Designs for Silicon Nano-electronics and Beyond IEEE Annual Conference of the Industrial Electronic Society IECON'07 Taipei, Taiwan, November 5, 2007
T ₁₂	V. Beiu: On Brain-Inspired Redundant Designs IEEE International Conference on Design and Technology of Integrated Systems DTIS'07 Rabat, Morocco, September 2, 2007
T ₁₁	V. Beiu, and W. Ibrahim: Dealing with the Reliability Challenge for Semiconductor Nano-electronics and Beyond IEEE International Midwest Symposium on Circuits and Systems MWSCAS'07 Montreal, Canada, August 5, 2007
T ₁₀	V. Beiu, and W. Ibrahim: Emerging Fault-Tolerant Designs for Novel Nano-Architectures IEEE International Conference on Nanotechnology IEEE-NANO'07 Hong Kong, China, August 2, 2007
T ₉	V. Beiu, J. Nyathi, S. Aunet, and M.H. Sulieman: Femto Joule Switching for Nano Electronics IEEE International Conference on Computer Systems and Applications AICCSA'06 Sharjah, UAE, March 8-11, 2006
T ₈	V. Beiu: Design Challenges for Nanoelectronics International Conference on Innovations in Information Technologies IIT'05 Dubai, UAE, September 26-28, 2005
T ₇	V. Beiu, and S. Roy: Practical Redundant Designs for Nano Architectures – Novel Theoretical Results International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04 Krakow, Poland, September 17, 2004
T ₆	V. Beiu, J.M. Quintana, M.J. Avedillo, and P.-S. Wu Threshold Logic From Vacuum Tubes to Nanoelectronics IEEE International Conference on Neural Networks and Signal Processing ICNNSP'03 Nanjing, China, December 14-17, 2003
T ₅	V. Beiu, J.M. Quintana, and M.J. Avedillo: Threshold Logic – From TTL to Quantum Computing IEEE International Joint Conference on Neural Networks IJCNN'03 Portland, OR, USA, July 20-24, 2003

- T₄ V. Beiu: How to Build VLSI-Efficient Neural Chips
International ICSC Symposium on Engineering of Intelligent Systems EIS'98
Tenerife, Canary Islands, Spain, February 9-13, 1998
- T₃ V. Beiu: Kolmogorov's Superpositions and New Mixed Analog/Digital Architectures
Brazilian Symposium on Neural Networks IV SBRN, Goiania, Brazil, December 4, 1997
- T₂ V. Beiu: Entropy, Constructive Neural Learning, and VLSI Efficiency
International Workshop on Neural Research Priorities in Data Transmission and EDA NEuroTop'97
Braşov, Romania, May 27, 1997
- T₁ V. Beiu: Overview of the Present State-of-the-Art of Hardware Implementations of Neural Networks
Brazilian Symposium on Neural Networks SBRN'96, Recife, Brazil, November 13, 1996

44 invited lectures/seminars

- L₄₄ V. Beiu: What's All the Fuss About the Brain?
CIT Graduate Seminar, UAEU, Al Ain, UAE, May 27, 2015
- L₄₃ V. Beiu: Revealing the Reliability Scheme of the Neurons – One Ion Channel at a Time
UAEU Cognitive Science Research Series, UAEU, Al Ain, UAE, May 24, 2015
- L₄₂ V. Beiu: If Biology Can ... Why Can't Silicon? The Brain and the Computer
TU Dresden, Dresden, Germany, July 11, 2013
http://nano.tu-dresden.de/pages/seminar_637.html
- L₄₁ V. Beiu: The Brain – A Gentle Introduction Clearing Misconceptions
TU Dresden, Dresden, Germany, April 11, 2013
http://nano.tu-dresden.de/pages/seminar_623.html
- L₄₀ V. Beiu: From Ion Channels to Future Nano-Architectures –
Beyond von Neumann Cellular Automata
Chalmers University, Gothenburg, Sweden, November 2, 2012
- L₃₉ V. Beiu: Bio-inspired Arrays to the Rescue –
The Curse of Constant Failure Rates and Gaussian Distributions
Chalmers University, Gothenburg, Sweden, October 29, 2012
<http://www.chalmers.se/mc2/symone-en/events/kickoff-workshop-30-31>
- L₃₈ V. Beiu: On the Reliability Accuracy Challenge
University of Ulster, Magee, UK, December 16, 2011
- L₃₇ V. Beiu: Reliability Prospects for Ultra Low Power Hybrid NEMS-CMOS
UC Berkeley, Berkeley, CA, November 14, 2011
- L₃₆ V. Beiu: On Biologically Inspired Processing = Communication + Computation
University of Ulster, Magee, UK, November 19, 2010
- L₃₄₋₃₅ V. Beiu: Brain Inspired Nano Architectures — Electron Behaving Badly
– IEEE P/T Colloquium, Los Alamos National Laboratory, Los Alamos, NM, USA, April 15, 2008
– CIT Distinguished Lecture Series, College of IT, UAEU, Al Ain, UAE, March 13, 2008
- L₃₃ V. Beiu: On Brain Inspired Low-Power Redundant Designs for Silicon Nano-electronics and Beyond
Khalifa University of Science, Technology and Research (KUSTAR), Sharjah, UAE, March 3, 2008
- L₃₂ V. Beiu: Fault Tolerant Brain Inspired Nano Architectures
CIT Distinguished Lecture Series, College of IT, UAEU, Al Ain, UAE, April 2006
- L₃₁ V. Beiu: On Brain Inspired Nano Architectures — There Are Plenty of Opportunities at the Top
University of Ulster, Londonderry, UK, November 25, 2005
- L₃₀ V. Beiu: Great Challenges of Nanoelectronics — There Are Plenty of Challenges at the Bottom
University of Ulster, Londonderry, UK, November 23, 2005
- L₂₉ V. Beiu: Achieving High-Speeds at Ultra Low-Power – Femto Joule Switching Nano Architectures
Heinz Nixdorf Institute/University of Paderborn, Paderborn, Germany, August 16, 2004
- L₂₈ V. Beiu: Highly Reliable Designs for Scaled CMOS and Other Nanodevices (SETs, RTDs, Molecular)
Heinz Nixdorf Institute/University of Paderborn, Paderborn, Germany, August 13, 2004
- L₂₇ V. Beiu: Review of Nanoelectronic Challenges and Some Plausible Solutions
University "Politehnica" of Bucharest, Bucharest, Romania, August 9, 2004
- L₂₆ V. Beiu: On Novel (neural-inspired) Nano Architectures
Washington State University, Pullman, WA, USA, November 7, 2003
- L₂₄₋₂₅ V. Beiu: Threshold Gates From TTL to Quantum Computing (Part I and Part II)
– Heinz Nixdorf Institute/University of Paderborn, Paderborn, Germany, July 2, 2003
– University of Paderborn, Paderborn, Germany, July 3, 2003

- L₂₃ V. Beiu: Advanced Real-Time-Radiography Graphical Object Selection (ARGOS)
Washington State University, Pullman, WA, WA, USA, November 6, 2002
- L₂₂ V. Beiu: On VLSI Neural Computations
Washington State University, Pullman, WA, USA, October 22, 2001
- L₂₁ V. Beiu: FastLogic and Its Applications
Berkeley Wireless Research Center (BWRC), Berkeley, CA, USA, November 13, 2001
- L₂₀ V. Beiu: Neural Gates – Noise Robust but Fan-in Limited
University “Politehnica” of Bucharest, Bucharest, Romania, June 4, 2001
- L₁₉ V. Beiu: Neural Inspired Parallel Computations Require Analog Processors
Centre National de la Recherche Scientifique (CNRS), Paris, France, September 18, 1998
- L₁₈ V. Beiu: Introduction to Hardware Implementations of Neural Networks (series of 3 lectures)
State University of Sao Paulo, Sao Paulo, Brazil, December 8-10, 1997
- L₁₅₋₁₇ V. Beiu: Kolmogorov’s Superpositions, Computer Architectures, and VLSI CAD
– Dalle Molle Institute for Perceptual AI (IDIAP), Martigny, Switzerland, October 2, 1997
– Paderborn University, Paderborn, Germany, September 30, 1997
– Heinz Nixdorf Institute (HNI), Paderborn, Germany, September 29, 1997
- L₁₄ V. Beiu: 2D Neural Network Hardware vs 3D Biological Ones
University Paris XII, Paris, France, September 22, 1997
- L₁₃ V. Beiu: Optimal Synthesis of Neural Circuits Using a Construction for Kolmogorov’s Superpositions
King’s College London, London, UK, June 13, 1997
- L₁₂ V. Beiu: On Constructing Size- and VLSI-Optimal Neural Networks
Royal Holloway University, Egham, UK, June 11, 1997
- L₁₁ V. Beiu: On Entropy Bounds with Application to Designing Constructive Neural Learning Algorithms
Oxford University, Oxford, UK, June 9, 1997
- L₁₀ V. Beiu: Entropy and Efficient Neural Learning
University “Politehnica” of Bucharest, Bucharest, Romania, June 2, 1997
- L₉ V. Beiu: Hardware Implementation of Neural Networks – A Comprehensive Review
Los Alamos National Laboratory, Los Alamos, NM, USA, February 7, 1997
- L₈ V. Beiu: Hardware Implementations of Neural Networks – Where Are We, and Where Are We Going?
Series of lectures, University of Pernambuco, Recife, Brazil, November 15-20, 1996
- L₆₋₇ V. Beiu: On the Complexity of Area- and Time-Efficient VLSI Implementations of Neural Networks
– Royal Holloway University, Egham, UK, June 12, 1996
– “Transilvania” University of Braşov, Braşov, Romania, December 19, 1995
- L₅ V. Beiu: VLSI-Efficient (Neural) Learning
University “Politehnica” of Bucharest, Bucharest, Romania, May 22, 1995
- L₄ V. Beiu: Hardware Implementations of Neural Networks
Center for Neural Networks, King’s College London, London, UK, February 9, 1995
- L₃ V. Beiu: On Efficient Neural VLSI Implementations
University “Politehnica” of Timișoara, Timișoara, Romania, November 21, 1994
- L₂ V. Beiu, and A. Florea: CAD Tools for PCs (series of lectures)
AVERSA SA, Bucharest, Romania, May-June, 1991
- L₁ V. Beiu, and A. Florea: IBM PC Training (series of lectures)
Ministry of National Defense, Bucharest, Romania, March - April, 1991

67 invited presentations (to conferences/universities/labs)

- P₆₇ V. Beiu: Elucidating the Low Power of the Brain – Why Ions Really Matter
CMOS Emerging Technologies Research CMOSETR’16, Montreal, Canada, May 25-27, 2016
http://www.etcmos.com/files/Conference_Program_2016.pdf
- P₆₆ V. Beiu, and L. Daus: Deciphering the Reliability Scheme of the Neurons – One Ion Channel at a Time
International Conference on Bio-inspired Information & Communication Technology BICT’14
Boston, MA, USA, December 1-3, 2014
- P₆₅ V. Beiu: Bio-Inspired Designing with Arrays – When Distributions are Non-Gaussian
CMOS Emerging Technologies Research CMOSETR’14, Grenoble, France, July 6-8, 2014
http://www.cmosetr.com/past_conferences.php?event=2014 (go to Bioelectronics)
<http://books.google.ca/books?id=OL3aAwAAQBAJ&pg=PA102>
- P₆₄ V. Beiu: What’s All the Fuss About the Brain? A Few Large Brain Research Projects
Cognitive Society Day, UAEU, Al Ain, UAE, May 20, 2014

- P₆₃ V. Beiu, A. Beg, and W. Ibrahim: Atto-Joule Gates for the Whole Voltage Range
IEEE International Conference on Nanotechnology IEEE-NANO'11
Portland, OR, USA, August 15-19, 2011
- P₆₂ V. Beiu: Quo Vadis Nano Architectures [Why U×I Can Be Zero]
The 3rd JAEU Physics Symposium
Al Ain, Abu Dhabi, UAE, May 5, 2011
- P₆₁ V. Beiu: Ultra Low Power Processing Should Be ... Biologically Inspired
Masdar Institute of Science and Technology
Abu Dhabi, UAE, January 10, 2011
- P₆₀ P.M. Kelly, F. Tuffy, V. Beiu, and L.J. McDaid: Reduced Interconnects in Neural
Networks Using a Time Multiplexed Architecture based on Quantum Devices
International ICST Conference on Nano-Networks Nano-Net'09
Luzern, Switzerland, October 18-20, 2009
- P₅₉ W. Ibrahim, and V. Beiu: A Bayesian-based EDA Tool for Nano-Circuits Reliability Calculations
International ICST Conference on Nano-Networks Nano-Net'09
Luzern, Switzerland, October 18-20, 2009
- P₅₈ V. Beiu, B.A.M. Madappuram, P.M. Kelly, and L.J. McDaid
On Two-layer Hierarchical Networks: How Does the Brain Do This?
International ICST Conference on Nano-Networks Nano-Net'09
Luzern, Switzerland, October 18-20, 2009
- P₅₇ V. Beiu, W. Ibrahim, and R.Z. Makki: On Wires Holding a Handful of Electrons
International ICST Conference on Nano-Networks Nano-Net'09
Luzern, Switzerland, October 18-20, 2009
- P₅₆ V. Beiu, H. Amer, and M. McGinnity
On Global Communications for Nano-Architectures: Brain versus Rent's Rule
IEEE International Conference on Design of Circuits and Integrated Systems DCIS'07
Seville, Spain, November 21-23, 2007
- P₅₅ R.M. Beiu, C.D. Stanescu, and V. Beiu
Nanostructured Fiber Optics as Highly Sensitive Mechanical Sensors
International Trends in NanoTechnology TNT'07, San Sebastian, Spain, September 3-7, 2007
- P₅₄ V. Beiu: On Brain-inspired Nano-architectures (Computations and Communications)
An Inescapable Device-level Convergence?
Center on Functional Engineered Nano Architectonics (FENA)
University of California at Los Angeles (UCLA), Los Angeles, CA, USA, April 27, 2007
- P₅₃ V. Beiu: A Brain-inspired Perspective on Nano-Communications
NanoMaterials'07, San Diego, CA, USA, April 23-25, 2007
- P₅₂ V. Beiu: The Quest for Redundant Computations –
When Neural-inspired Will Outperform Classical Architectures
NSF Workshop on Architectures for Silicon Nanoelectronics and Beyond
Portland State University, Portland, OR, USA, September 13-14, 2005
- P₅₁ V. Beiu: From Perceptrons to Neural Inspired Circuits and Nano Architectures
Advanced Research and Development Agency (ARDA)
Oak Ridge National Lab, Knoxville, TN, USA, April 11-12, 2005
- P₄₇₋₅₀ V. Beiu: From Neural Inspired Gates and Circuits to Nano Architectures
– Centre National de la Recherche Scientifique (CNRS), Paris, France, July 2005
– University of Rochester, Rochester, NY, USA, March 15, 2005
– Rochester Institute of Technology, Rochester, NY, USA, March 14, 2005
– Technical University of Graz, Graz, Austria, March 3, 2005
- P₄₆ V. Beiu: A Novel Highly Reliable Low-Power Nano Architecture –
When von Neumann Augments Kolmogorov
IEEE International Conference on Application-specific Systems, Architectures and Processors ASAP'04
Galveston, TX, USA, September 27-29, 2004
- P₄₅ J. Nyathi, V. Beiu, and S. Aunet
Femto Joule Switching — Review of Low Energy Design Styles for the Nano Era
International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04
Krakow, Poland, September 13-17, 2004
- P₄₄ V. Beiu, J.M. Quintana, M.J. Avedillo, and M.H. Sulieman: Threshold Logic – From TTL to Nanoelectronics
IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03
Cairo, Egypt, December 27-30, 2003
- P₄₃ M.H. Sulieman, and V. Beiu: Review of Recent Full Adders Implemented in Single Electron Technology
IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03
Cairo, Egypt, December 27-30, 2003

- P₄₂ S. Roy, V. Beiu, and M.H. Sulieman: Reliability Analysis of Some Nano Architectures
Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₄₁ J.M. Quintana, M.J. Avedillo, and V. Beiu: Beyond Threshold Logic Gates
Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₄₀ M.H. Sulieman, and V. Beiu: Characterization of Optimal Practical Adders for SET
Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₃₉ J. Nyathi, V. Beiu, S. Tatapudi, and D.J. Betowski: Low Power Charge Recycling Asynchronous Designs
Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₃₈ V. Beiu: Threshold Logic – From the Early Days into the Nanoera
Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₃₇ V. Beiu: Review of Silicon Nanoelectronics and Beyond
Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₃₆ V. Beiu: Designing with Perceptrons
University of Paderborn, Paderborn, Germany, November 10, 2003
- P₃₅ V. Beiu: Advanced Real-Time-Radiography Graphical Object Selection (ARGOS)
Washington State University, Pullman, WA, USA, October 11, 2002
- P₃₄ V. Beiu, H.E. Makaruk, D. Morgan, and L. Popa-Simil
ARGOS – Advanced RTR Graphical Object Selection
Los Alamos National Laboratory, Los Alamos, NM, USA, July 24, 2002
- P₂₃₋₃₃ V. Beiu: On VLSI-Optimal Neural Computations
– University of Hawaii, Honolulu, HI, USA, April 12, 2001
– Rutgers University, Rutgers, NJ, USA, April 9, 2001
– Boston University, Boston, MA, USA, April 6, 2001
– University of Texas at Arlington, Arlington, TX, USA, April 2, 2001
– Rochester Institute of Technology, Rochester, NY, USA, March 22, 2001
– California Polytechnic State University, San Luis Obispo, CA, USA, March 19, 2001
– University of Wisconsin Milwaukee, Milwaukee, WI, USA, March 9, 2001
– University of California at Riverside, Riverside, CA, USA, March 2, 2001
– Illinois Institute of Technology, Chicago, IL, USA, February 23, 2001
– Washington State University, Pullman, WA, USA, February 9, 2001
– Metroplex Institute for Neural Dynamics (MIND), Dallas, TX, USA, November 4, 2000
- P₂₂ V. Beiu: On Biological and Hardware Neural Networks
International Joint Meeting AMS-SMM, Denton, TX, USA, May 19-22, 1999
- P₂₁ V. Beiu: A Novel Microsatellite Control System
International ICSC Symposium on Engineering of Intelligent Systems EIS'98
Tenerife, Canary Islands, Spain, February 9-13, 1998
- P₂₀ V. Beiu: A Space-Based Radio Frequency Transient Event Classifier
International ICSC Symposium on Engineering of Intelligent Systems EIS'98
Tenerife, Canary Islands, Spain, February 9-13, 1998
- P₁₉ V. Beiu: On VLSI-Optimal Constructive Algorithms for Classification Problems
International ICSC Symposium on Engineering of Intelligent Systems EIS'98
Tenerife, Canary Islands, Spain, February 9-13, 1998
- P₁₈ V. Beiu: Time-Space Trade-Offs in Parallel and Neural Computing
International ICSC Symposium on Engineering of Intelligent Systems EIS'98
Tenerife, Canary Islands, Spain, February 9-13, 1998
- P₁₇ V. Beiu, and H.E. Makaruk: Deeper and Sparser Nets Are Optimal
International ICSC Symposium on Engineering of Intelligent Systems EIS'98
Tenerife, Canary Islands, Spain, February 9-13, 1998
- P₁₆ R. Andonie, and V. Beiu: Optimization of Circuits Using Neural Networks
Workshop on Shaping the Hardware Solutions for the Third Millennium ANITA'96
Uppsala, Sweden, December 9-10, 1996
- P₁₅ V. Beiu: VLSI Complexity of Threshold Gate COMPARISON
International Symposium on Neuro-Fuzzy Systems AT'96
Lausanne, Switzerland, August 29-31, 1996
- P₁₄ V. Beiu, and J.G. Taylor: Area-Efficient Constructive Learning Algorithm
International Conference on Control System and Computer Science CSCS-10
Bucharest, Romania, May 25, 1995
- P₁₃ V. Beiu: Optimal VLSI Implementations of Neural Networks – VLSI-Friendly Learning Algorithms
Applied Decision Technologies Conference ADT'95, London, UK, April 3-5, 1995
- P₁₂ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
Addition Using Constrained Threshold Gates

- International Conference on Technical Informatics ConTI'94
Timișoara, Romania, November 16-19, 1994
- P₁₁ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
Digital Implementations of Neural Networks Using Threshold Gates
International Conference Romania and Romanians in Contemporary Science RRCS'94
Sinaia, Romania, May 24-27, 1994
- P₁₀ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
VLSI Complexity Reduction by Piece-Wise Approximation of the Sigmoid Function
European Symposium on Artificial Neural Networks ESANN'94, Brussels, Belgium, April 20-22, 1994
- P₉ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
Learning from Examples and VLSI Implementation of Neural Networks
European Meeting on Cybernetics and System Research EMCSR'94, Vienna, Austria, April 5-8, 1994
- P₈ V. Beiu: J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
Close Approximations of Sigmoid Functions by Sum of Steps
Romanian Symposium on Computer Science ROSYCS'93, Iași, Romania, November 12-13, 1993
- P₇ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
Overview of Some Efficient Threshold Gate Decomposition Algorithms
International Conference on Control System and Computer Science CSCS-9
Bucharest, Romania, May 25-28, 1993
- P₆ V. Beiu, J.A. Peperstraete, and R. Lauwereins: Enhanced Threshold Gate Fan-in Reduction Algorithm
Interdisciplinary Centrum for Neural Networks ICNN'92, Leuven, Belgium, November 19, 1992
- P₅ V. Beiu: D. C. Ioan, M. Dumbrava, and O. Robciuc
Physical Fields Determination Using Continuous Boltzmann Machines
Symposium on Parallel Computing SPC'91, Bucharest, Romania, December 10-11, 1991
- P₄ V. Beiu: Neural Network Priority Queue
International Workshop on Parallel Processing by Cellular Automata PARCELLA'90
Berlin, Germany, September 19-21, 1990
- P₃ V. Beiu: From Systolic Arrays to Neural Networks
International Symposium on Informatics INFO-IASI'89, Iași, Romania, October 19-21, 1989
- P₂ V. Beiu: Memory Structure with Simultaneous Read and Write Capabilities
Conference of the Military Academy of Sciences, Bucharest, Romania, November 17-19, 1982
- P₁ V. Beiu: Reliability Enhanced Memory Architecture with Gracefully Degrading Performances
Jubilee Session: Ten Years from the Foundation of the Special High-School for Informatics
Bucharest, Romania, May 1981

46 invited presentations (to industry)

- I₄₆ T.-J. King Liu, V. Beiu, M. Tache, W. Ibrahim, and A. Beg
Ultra Low Power Hybrid NEMS-CMOS
SRC GRC SLD Design Review, Intel, Hillsboro, OR, USA, May 7, 2015
- I₄₅ V. Beiu, G. Fettweis, M. Alioto, F. Kharbash, and W. Ibrahim
Technical Mapping onto FinFETs
SRC GRC ACE4S Annual Review, Abu Dhabi, UAE, April 23, 2014
- I₄₄ V. Beiu, T.-J. King Liu, G. Fettweis, M. Alioto, F. Kharbash, W. Ibrahim, A. Beg, and M. Tache
Ultra-low Power: Unconventional Sizing, NEMS, and FinFETs
SRC GRC Design Review, Bangalore, India, January 10, 2014
- I₄₃ V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache
Ultra Low Power Hybrid NEMS-CMOS
SRC GRC ICSS Circuits and Texas Analog Center of Excellence (TxACE)
UT Dallas, Dallas, TX, USA, October 25, 2013
- I₄₂ V. Beiu, M. Alioto, A. Beg, W. Ibrahim, and F. Kharbash
Unconventional Sizing for Enabling Low Power Digital Design
SRC GRC CADTS LPD, Georgia Tech, Atlanta, GA, USA, October 2, 2013
- I₄₁ V. Beiu, G. Fettweis, M. Alioto, F. Kharbash, and W. Ibrahim
Ultra-low Power Digital FinFET Amplifiers
SRC/ATIC ACE4S Kickoff Meeting, Abu Dhabi, UAE, September 23, 2013
- I₄₀ V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache
Ultra Low Power Hybrid NEMS-CMOS
SRC GRC ICSS Circuits and Texas Analog Center of Excellence (TxACE)
UT Dallas, Dallas, TX, USA, October 25, 2012

- I₃₉ V. Beiu, M. Alioto, A. Beg, W. Ibrahim, and F. Kharbash
Unconventional Sizing for Enabling Low Power Digital Design
SRC-MEES Kickoff Meeting, Abu Dhabi, UAE, October 21, 2012
- I₃₈ V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache
Ultra Low Power Hybrid NEMS-CMOS
SRC-MEES, Abu Dhabi, UAE, October 21, 2012
- I₃₇ V. Beiu, W. Ibrahim, A. Beg, and F. Kharbash
Ultra Low Power Hybrid NEMS-CMOS
IBM-CIT, UAEU, Al Ain, UAE, October 4, 2012
- I₃₆ V. Beiu: On the Reliability Accuracy Challenge – Bio-inspired Arrays to the Rescue
Intel, Portland, OR, USA, March 29, 2012
- I₃₅ V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache: Ultra Low Power Hybrid NEMS-CMOS
SRC-MEES Kickoff Meeting for New ATIC Projects (web-conference), NC, USA, January 17, 2012
- I₃₄ V. Beiu: On the Reliability of Self-assembled 2D and 3D Arrays
Intel, Santa Clara, CA, USA, November 17, 2011
- I₃₃ V. Beiu, T.-J. King Liu, W. Ibrahim, and A. Beg: Ultra Low Power Hybrid NEMS-CMOS
SRC/ATIC University Research Kickoff Meeting
Abu Dhabi, UAE, October 26, 2011
- I₃₂ V. Beiu: Brain-inspired Hybrid Topologies for Nano-architectures
SRC GRC ICSS Circuits and Texas Analog Center of Excellence (TxACE)
UT Dallas, Dallas, TX, USA, October 24-28, 2011
- I₃₁ V. Beiu: From Reliable Neurons to Regular Nano-Fabrics — Six Month Later
Intel, Santa Clara, CA, USA, February 25, 2011
- I₃₀ V. Beiu: From Reliable Neurons to Regular Nano-Fabrics
Intel, Santa Clara, CA, USA, September 9, 2010
- I₂₉ V. Beiu: Reliable Ultra Low-Power Information Processing
ATIC (<http://www.atic.ae/>, now Mubadala Technology) Abu Dhabi, UAE, March 2010
- I₂₈ V. Beiu: When Electrons Start Showing Their True Colors — Quo Vadis Nanoarchitectures?
IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA, June 2008
- I₂₇ V. Beiu: Brain Inspired Nano Architectures — Electrons Behaving Badly
IBM Research, Böblingen, Germany, May 20, 2008
- I₂₆ V. Beiu: Interconnect Tyranny – Brain’s versus Rent’s Rule
HP Labs, Santa Clara, CA, USA, April 26, 2007
- I₂₅ V. Beiu: On 3D Nano-Designs – In the Yield-Energy-Delay Realm
International Technology Roadmap for Semiconductors (ITRS), SRC, Austin, TX, USA, March 22, 2007
- I₂₀₋₂₄ V. Beiu: On Neural-Inspired Nano Architectures (CNINA)
– Synplicity, September 26, 2003
– AMD, September 26, 2003
– Agilent Labs, September 25, 2003
– Infineon, September 25, 2003
– SUN Microsystems, September 25, 2003
- I₁₈₋₁₉ G. LaRue, V. Beiu, and F. Shi
Direct Digital Frequency Synthesizer for Reconfigurable Communication Systems
– Air Force Research Laboratory (AFRL) and the Centre for Design of Analog-Digital ICs (CDADIC)
Welches, OR, USA, July 9-11, 2003
– Air Force Research Laboratory (AFRL) and the Centre for Design of Analog-Digital ICs (CDADIC)
Seattle, WA, USA, February 7, 2003
- I₁₇ V. Beiu: Direct Digital Frequency Synthesizers: A Survey
Boeing, Seattle, WA, USA, February 5, 2003
- I₁₆ G. La Rue, V. Beiu, and F. Shi: Direct Digital Frequency Synthesizer for Reconfigurable Communication
Systems
Air Force Research Laboratory (AFRL) and the Centre for Design of Analog-Digital ICs (CDADIC)
Stevenson, Washington, USA, July 10, 2002
- I₁₋₁₅ V. Beiu: ... (under NDAs)
– Q’Bit Systems SRL, Bucharest, Romania, October 24, 2000
– ESSEX Com SRL, Bucharest, Romania, October 23, 2000
– Utimaco, Brussels, Belgium, May 26, 2000
– ST Microelectronics, San Diego, CA, USA, September 29, 1999
– ST Microelectronics, Carrollton, TX, USA, August 20, 1999
– Texas Instruments, Dallas, TX, USA, August 16, 1999
– Sipex, Milpitas, CA, USA, August 13, 1999
– ST Microelectronics, San Jose, CA, USA, August 13, 1999

- ST Microelectronics, San Jose, CA, USA, April 16, 1999
- National Semiconductors, Santa Clara, CA, USA, April 16, 1999
- Alcatel, Bruxelles, Belgium, April 14, 1999
- Texas Instruments, Dallas, TX, USA, April 1, 1999
- Texas Instruments, Houston, TX, USA, March 25, 1999
- Metaflow, La Jolla, CA, USA, February 18, 1999
- Texas Instruments, Houston, TX, USA, September 21, 1998

Research projects

PI on	research grants/contracts	9.6M US\$
2016-2019	- Novel Bio-inspired Cellular Nano-Architectures (BioCell-NanoART), POC-A1-A1.1.3-E-2015 With V.F. Duma (UAV), F.-D. Munteanu (UAV), V.E. Bălaș (UAV), M. Bălaș (UAV), and O.P. Gașpar (UAV)	8.5M RON
2014-2015	- Ultra-low Power Digital Sub-threshold FinFET Amplifiers (ULP-DigiFinA), SRC GRC ACE4S With F. Kharbash (UAEU), and W. Ibrahim (UAEU)	120K\$
2011-2015	- Ultra Low Power NEMS-CMOS (ULP-NEMS-CMOS) SRC 2011-HJ-2184 With T.-J.K. Liu (UC Berkeley), W. Ibrahim (UAEU), and A. Beg (UAEU)	300K\$
2012-2014	- Unconventional Sizing for Enabling Low Power Digital Design (Use-LP), SRC 2012-TJ-2332 With M. Alioto (U Siena / Natl. U Singapore), A. Beg (UAEU), W. Ibrahim (UAEU), and F. Kharbash (UAEU)	200K\$
2011-2013	- Brain-inspired Interconnects for Nanoelectronics (BiIN) NRF 1108-00451 With W. Ibrahim (UAEU)	160K\$
2011-2012	- Brain-inspired Hybrid Topologies for Nano-architectures SRC 2011-RJ-2150G	40K\$
2009-2011	- Brain-inspired Interconnects for Nanoelectronics British Council PMI2 RCGS271	39K£
2000-2003	- Ultra-fast Low-power FPUs for Graphics and Gaming Rose Research	500K\$
2000-2003	- Ultra-fast Low-power En/decryption for Wire-speed Crypto-processors Rose Research	500K\$
1999-2005	- FastLogic (enabling VLSI based on novel ultra-fast logic gates) Rose Research	3M\$
1999-2002	- Ultra-fast Low-power Multiplication & Multiply-accumulate for DSP Rose Research	1M\$
1998-1999	- Enhanced Ultra-fast VLSI Adders Rose Research	500K\$
1996-1998	- Field Programmable Neural Arrays, Los Alamos Natl. Laboratory	180K\$
1994-1996	- Programmable Neural Arrays for Implementing Neural Networks EU CHBICT941741	440K\$
1990-1991	- Dedicated En/Decryption and GUI, Ministry of National Defense	20K\$
1990-1991	- Computer Aided Designing, Aversa SA	5K\$
1990-1991	- Data Acquisition CAD Package, Chemistry Research Inst.	10K\$
1990-1991	- Dedicated/Custom Software Package, Ministry of National Defense	5K\$
1988	- Dedicated Watch-dog System, Electrical Networks Institute	50K\$
1987	- Dedicated Database Package National Institute for Information & Documentation	50K\$

1987	– Hierarchical Self-testable/-repairable Content Addressable Memory UPBucharest	50K\$
1987	– High Speed Antialiasing Cascadable Circuit, UPBucharest	50K\$
1985-1987	– VLSI CAD Package, UPBucharest	100K\$
1984-1986	– Automatic Conical Ball Bearing Sorter, Rulmentul Alexandria	100K\$
1983	– Mutual exclusion circuit (patented), ITC/CCAB	
1981-1982	– Ultra high-speed FPU, ITC/CCA	
1981	– Ultra high-speed highly reliable CPU, ITC/CCA	
1979-1980	– High speed (60MHz) graphic workstation (1024×1024), UPBucharest	5K\$

Co-PI on 16 research grants/contracts **42M US\$**

2013-2016	– Strengthening Research Collaborations in High-impact & Emerging Technologies between GCC and EU (SECRET) EU EM 545790-EM-1-2013-1-UK-ERA MUNDUS-EMA22 With B. Aziz M. Rahman PI (City U London), G. Cuniberti (TU Dresden), V. Hessel (TU Eindhoven), O. Benitez (U Deusto), P. Candeloro (U Magna Graecia), C. Themistos (Frederick U), H. Bourdoucen (Sultan Qaboos U), F. Bou-Rabee (Kuwait U), S.A. Al-Mansoori (U Bahrain), F. Kharbash (UAEU)	1.2M€
2011-...	– Ultra Low-Power Application-specific Non-Boolean Architectures (ULP-NBA), URO 2011-05-24G With Intel PI, D. Hammerstrom (Portland State U), W. Porod (U Notre Dame), S.P. Levitan (U Pittsburgh), T. Shibata (U Tokyo), T. Roska (Hungarian Acad. Sci.), M. Pufall (NIST), D. Weistein (MIT), and M.R. Stan (U Virginia)	1M\$
2012-2015	– Synaptic Molecular Networks for Bio-inspired Information Processing EU FP7-ICT-318597 With G. Wendin PI (Chalmers U), D. Vuillaume (CNRS-IEMN), J. Roncali (CNRS-MOLTECH), M. Calame (Basel U), S. Yitzchaik (HUJI), C. Gamrat (CEA), and G. Cuniberti (TU Dresden)	2.8M€
2011-2013	– Algorithms & EDA for Accurate Nano-Circuits Reliability Calculations NRF 1108-00329 With W. Ibrahim PI (UAEU)	138K\$
2009-	– Emirates Center for Nanoscience & Nanoengineering (on hold) http://www.thenational.ae/news/uae-news/education/grant-aids-research-centres With Yousef Haik PI (UAEU) et al.	13.6M\$
2007-2010	– Center for Neural Inspired Nano Architectures, Univ. Ulster With M. McGinnity PI (UUlster) et al.	1.8M€
2007	– Mapping the Proxel Method to Reliability Analysis of Nanoarchitectures UAEU With S. Lazarova-Molnar PI (UAEU)	2.2K\$
2006-...	– Center for Excellence in Intelligent Systems, InvestNI & IDF With M. McGinnity PI (UUlster) et al.	20.4M€
2006	– Investigation of the Reliability of SET Gates & Circuits, UAEU With M.H. Sulieman PI (UAEU)	2.2K\$
2005-2006	– Defect-tolerant high-perf. low-power computing with hybrid CMOL, ARDA With K.K. Likharev PI (Stony Brook U) et al.	100K\$
2002-2004	– DDFSys for reconfigurable communication system, AFRL With G LaRue PI (WSU)	250K\$
1992-1994	– VLSI-efficient threshold logic gates Concerted Research Action of the Flemish Community With J. Vandewalle PI (KULeuven) et al.	20K\$

1990-1991	– Software Package for Microbusiness National Institute for Research & Development in Chemistry With A. Florea (UPBucharest)	10K\$
1987-1988	– Studied and Analyzed Prolog as a Tool for Circuit Simulations UPBucharest With V. Ivanov PI (UPBucharest)	
1983	– Floppy disk interface, ITC/CCAB	
1980	– Testing of the CE-100 computer, ITC/CCAB	

PI on 93 short-term travel grants

225K US\$

1987	CompEuro'87	Hamburg, Germany	0.4K\$
1990	PARCELLA'90	Berlin, Germany	0.3K\$
1991	ICANN'91 ICIAM'91	Espoo, Finland Washington, DC, USA	1.5K\$ 1.5K\$
1992	EPFLausanne	Lausanne, Switzerland	0.5K\$
1993	ESSAN'93 ROSYCS'93	Brussels, Belgium Iassy, Romania	0.6K\$ 0.3K\$
1994	RRCS'94 EMCSR'94 ConTI'94	Sinaia, Romania Vienna, Austria Timisoara, Romania	0.5K\$ 0.3K\$ 0.3K\$
1995	ADT'95	London, UK	0.5K\$
1996	AT'96 SBRN'96 ANITA'96	Lausanne, Switzerland Recife, Brazil Uppsala, Sweden	0.5K\$ 2.5K\$ 1.5K\$
1997	NEuroTop'97 Oxford Univ. Royal Holloway Univ. Univ. Paris XII Heinz Nixdorf Inst. IDIAP Res. Inst. SBRN'97	Brasov, Romania Oxford, UK Egham, UK Paris, France Paderborn, Germany Martigny, Switzerland Goiania, Brazil	0.5K\$ 1K\$ 1K\$ 1K\$ 1.5K\$ 2K\$ 5K\$
1998	EIS'98 PARELEC'98 CNRS NC'98	Tenerife, Spain Bialystok, Poland Paris, France Vienna, Austria	1K\$ 0.5K\$ 1K\$ 0.5K\$
1999	AMS-SMM'99	Denton, TX, USA	0.5K\$
2001	UCBerkeley Wireless Res. Center	Berkeley, CA, USA	4K\$
2002	Los Alamos Natl. Lab	Los Alamos, NM, USA	5K\$
2003	Heinz Nixdorf Inst. NCI'03 IWANN'03 JCNN'03 Univ. Paderborn NIPS'03 ICNNSP'03 MWSCAS'03	Paderborn, Germany Cancun, Mexico Menorca, Spain Portland, OR, USA Paderborn, Germany Whistler, Canada Nanjing, China Cairo, Egypt	2K\$ 0.5K\$ 0.5K\$ 0.5K\$ 1.5K\$ 0.5K\$ 0.5K\$ 0.5K\$
2004	Heinz Nixdorf Inst. JCNN'04 NGCM'04 ASAP'04	Paderborn, Germany Budapest, Hungary Krakow, Poland Galveston, TX, USA	1.5K\$ 0.5K\$ 1K\$ 0.5K\$

2005	IIT'05	Dubai, UAE	1K\$
	NSF-SRC SNB'05	Portland, OR, USA	3K\$
	Univ. Ulster	Londonderry, UK	9K\$
	ICM'05	Islamabad, Pakistan	3K\$
2006	AICCSA'06	Sharjah, UAE	0.5K\$
	IDT'06	Washington, DC, USA	0.5K\$
	WNEC'06	Mumbai, India	2.5K\$
	NSF	Washington, DC, USA	5K\$
2007	Univ. Oslo	Oslo, Norway	5K\$
	NanoMaterials'07	San Diego, CA, USA	0.5K\$
	IWANN'07	San Sebastián, Spain	5K\$
	IDT'07	Cairo, Egypt	0.5K\$
	ICTRF'07	Abu Dhabi, UAE	0.5K\$
	ICSPC'07	Dubai, UAE	0.5K\$
	IEEE-NANO'07	Hong Kong, China	1K\$
	MWSCAS'07	Montreal, Canada	1K\$
	Tohoku Univ.	Sendai, Japan	5K\$
	IECON'07	Taipei, Taiwan	3K\$
	DCIS'07	Seville, Spain	3K\$
	DTIS'07	Rabat, Morocco	3K\$
	SHARCS	London, UK	2K\$
	ISMVL'07	Oslo, Norway	1K\$
	ULSIWS'07	Oslo, Norway	0.4K\$
	FENA/UCLA	Los Angeles, CA, USA	1K\$
	HP Labs	Palo Alto, CA, USA	6K\$
EU	Brussels, Belgium	8K\$	
NSF	Washington, DC, USA	5K\$	
2008	Univ. Oslo	Oslo, Norway	5K\$
	Univ. Paris-Sud	Paris, France	3K\$
	Tohoku Univ.	Sendai, Japan	10K\$
	SAMOS'08	Samos, Greece	5K\$
	Los Alamos Natl. Lab	Los Alamos, NM, USA	2K\$
NSF	Washington, DC, USA	5K\$	
2009	WDSN'09	Estoril/Lisbon, Portugal	5K\$
	NanoNet'09	Luzern, Switzerland	1K\$
	ESSCIRC'09	Athens, Greece	1.5K\$
	IEEE- NANO'09	Genoa, Italy	1K\$
	Univ. Oslo	Oslo, Norway	5K\$
EU	Cambridge, UK	7K\$	
2010	MEES'10	Abu Dhabi, UAE	3K\$
	INC6	Grenoble, France	1K\$
	IJCNN'10	Barcelona, Spain	1.5K\$
	IDT'10	Abu Dhabi, UAE	0.5K\$
2011	ATIC-SRC	Abu Dhabi, UAE	10K\$
	NSF	Washington, DC, USA	5K\$
	EU	Paris, France	5K\$
	EU	Brussels, Belgium	8K\$
	IEEE-NANO'11	Portland, OR, USA	0.5K\$
2012	EDCC'12	Sibiu, Romania	1K\$
2013	TUDresden	Dresden, Germany	7K\$
2016	ICCCC'16	Oradea, Romania	0.5K\$
	SOFA'16	Arad, Romania	pending
	TUDresden	Dresden, Germany	pending
	IEEE-NANO'16	Sendai, Japan	pending

Conferences **List of conferences organized and sessions chaired**

- 110 organized** RRCS'94, ANITA'96, NEuroFuzzy'96, NeuroTop'97, SBRN'97, EIS'98, SOCO'99, EIS'00, SBRN'00, IWANN'03, NCI'03, IJCNN'04, IJCNN'05, NanoArch'05, IDT'06, IEEE-NANO'06, IEEE SoC'06, IJCNN'06, NanoArch'06, WSC-11, ICMENS'06, IDT'07, IIT'07, IEEE SoC'07, IJCNN'07, MCSoc'07, NanoArch'07, WSC-12, DCS'08, IDT'08, MIM-MMN'08, NanoArch'08, NDCS'08, VTS'08, WSC-13, DTIS'09, ICMLA'09, IJCNN'09, MIM-MMN'09, NanoArch'09, NanoNet'09, WSC-14, BCN'10, BIONETICS'10, ICTITA'10, IDT'10, MIM-MMN'10, MCSoc'10, NanoArch'10, NaNoNet'10, SBCCI'10, WAC'10, WSC-15, ICMLA'11, IDT'11, MIM-MMN'11, MoNaCom'11, NaBIC'11, NanoArch'11, SBCCI'11, ISIE'12, MIM-MMN'12, MoNaCom'12, NaBIC'12, NanoArch'12, OPTIM'12, SBCCI'12, WICT'12, WSC-16, DTIS'13, ICECS'13 ([track chair](#)), IDT'13, IIT'13, IJCNN'13, MIM-MMN'13, MoNaCom'13, NanoArch'13, SBCCI'13, VLSI-SoC'13, BICT'14, BioTL'14, DTIS'14, I4CT'14, ICECS'14 ([track chair](#)), ICNC'14, IIT'14 ([chair](#)), IDT'14, ISCAS'14, MIM-MMN'14, NanoArch'14, NanoCom'14, SBCCI'14, SSCI'14, DTIS'15, ECCTD'15, ICECS'15 ([track chair](#)), IDT'15, IJCNN'15, MIM-MMN'15, NaBIC'15, NanoArch'15, NanoCom'15, SBCCI'15, SSCI'15, DTIS'16, ICCCC'16, ICECS'16 ([publicity chair](#)), ISCAS'16, MIM-MMN'16, SETIT'16
- 57 sessions chaired** CSCS'93, ROSYCS'93, RRCS'94, ConTI'94, ADT'95, CSCS'95, IWANN'95, NeuroTop'97, CSCS'97, EANN'97, SOCO'97, EIS'98 (2 sessions), PARELEC'98, NC'98, ISCAS'00, MWSCAS'00 (2 sessions), NCI'03 (2 sessions), IWANN'03, ICANN'03, SCS'03, IJCNN'03, NIPS'03 (2 sessions), MWSCAS'03, IJCNN'04 (2 sessions), IJCNN'05, IIT'05, VLSI-SoC'05, ICM'05, AICCSA'06 (2 sessions), IIT'06, ISMVL'07, IWANN'07, IEEE-NANO'07, DCIS'07, GCoE'07, ARC'08, GCoE'08, ISCAS'08, ARC'09, NanoNet'09, IDT'10, IEEE-NANO'11, EDCC'12, IEEE-NANO'12, DTIS'13, ICECS'13 (3 sessions), IIT'14, ICCCC'16

Sessions / Workshops **10 invited sessions/workshops organized**

S ₁₀	R. Andonie, D. Davendra, and V. Beiu: Computational Intelligence Methods IEEE International Conference on Computers, Communications and Control ICCCC'16 Baile Felix, Oradea, Romania, May 10-14, 2016	Session
S ₉	V. Beiu, and W. Ibrahim: Towards Brain Inspired Interconnects and Circuits International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18, 2009	Workshop
S ₈	M.J. Avedillo, J.M. Quintana, and V. Beiu Emerging Technologies Applied to Nanoelectronics IEEE International Conference on Design of Circuits and Integrated Systems DCIS'07 Seville, Spain, November 22, 2007	Session
S ₇	U. Rückert, and V. Beiu: Neural Inspired Architectures for Nanoelectronics International Work-Conference on Artificial Neural Networks IWANN'07 San Sebastian, Spain, May 19, 2007	Session
S ₆	V. Beiu, and U. Rückert Brain Inspired Emerging Nanoarchitectural Design and Technical Challenges IEEE International Joint Conference on Neural Networks IJCNN'04 Budapest, Hungary, July 28, 2004	Session
S ₅	V. Beiu, and U. Rückert: Neural-inspired Architectures for Nanoelectronics Neural Information Processing Systems NIPS'03 Whistler, Canada, December 12-13, 2003	Workshop
S ₄	V. Beiu: Threshold Gates – Past, Present, and Future International Work-Conference on Artificial Neural Networks IWANN'03 Menorca, Spain, June 4, 2003	Session
S ₃	V. Beiu: The Next Generation of Neural Networks Chips Session International ICSC Symposium on Engineering of Intelligent Systems EIS'98 Tenerife, Spain, February 9, 1998	Session
S ₂	R. Andonie, and V. Beiu International Workshop on Neural Research Priorities NeuroTop'97 Braşov, Romania, May 27-28, 1997	Workshop
S ₁	V. Beiu, and R. Andonie: Shaping the Hardware Solutions for the Third Millennium ANITA'96 Uppsala, Sweden, December 9-10, 1996	Workshop

Courses	Taught and developed	Since	UPB	WSU	UAEU	UAV
Undergraduate	– Hardware Testing & Fault Tolerance	2013			UAEU	
	– Professional Responsibility in IT	2012			UAEU	
	– Advanced Computer Architecture	2006			UAEU	
	– ASIC & Digital Systems / VLSI Design	2001		WSU	UAEU	
	– Introduction to Programming	1984	UPB			
	– Digital Computer Architecture	1983	UPB		UAEU	
Graduate	– Analysis & Synthesis of Digital Circuits	1981	UPB		UAEU	
	– Neuro-Bio Fundamentals	2015				UAV
	– Research Methods in IT	2011			UAEU	
	– Advanced VLSI / Nanoelectronics	2004		WSU		
	– Neural Computations	2003		WSU		UAV
	– Neural Networks & Applications	1990	UPB	WSU		
	– VLSI Design & Applications	1983	UPB			UAV
	– Advanced Computer Architecture	1983	UPB			
	– Testing & Performance Evaluation	1982	UPB			

Graduate Supervision UAEU (1), BITS (2), WSU (3), UPB (29)

2013	35	– Monte Carlo Analyses of XOR-2 in 22/16nm PTM		Nilay V. Acharya	MSc
	34	– Monte Carlo Analyses of MAJ-3 in 22/16nm PTM		Jithu Lissi Raju	MSc
2012	33	– Brain-inspired Interconnects for Nanoelectronics		Pietro Santagati	PostDoc
2004	32	– Design & Analysis of SET: Neural-Inspired Gates & Circuits		Mawahib H. Sulieman	PhD
	31	– Optimizing the Performance of Direct Digital Frequency Synthesizers for Low-Power Wireless Communication		David Betowski	MSc
2003	30	– Precise Sine Approximations with Reduced Resources		Pao-Szu Wu	MSc
1991	29	– Simulator for the Implied Minterm Structure		Simona Ivanov	MSc
1990	28	– Set of C Functions for Simulating Parallel Processes		Dinu Creteanu	MSc
	27	– Graphic Interface for a Neural Network Simulator		Dan Stoicescu	MSc
	26	– Microbusiness Software Package		Anca Costin	MSc
	25	– Neural Network Arithmetic Logic Unit		Yousuf Basmark	MSc
	24	– VLSI Parallel Architecture for Histogram Modification		Aida Gheorghiu	MSc
	23	– Boltzmann Machine Simulator		Mihaela Dumbrava	MSc
	22	– Neural Network Solutions to Optimization Problems		Orest Robciuc	MSc
	21	– Motion Detection Using Neural Networks		Anca Sigala	MSc
20	– Enhanced VLSI CAD Package		Daniel Mandu	MSc	
1989	19	– Recognition of Characters Using Neural Networks		Abdel Nehad	MSc
	18	– Neural Network Medical Expert System		Sima Gheorghita	MSc
	17	– VLSI Animated Lesson for PC		Şerban Benone	MSc
1988	16	– Neural Network Simulator		Sobhui Darwish	MSc
1987	15	– VLSI CAD Tool: Place & Route		Anca Şerban	MSc
	14	– VLSI CAD Tool: Interactive Layout		Mariana Mirea	MSc
1986	13	– Computer Interface for a Rotating Magnetic Head Unit		Sorinel Ciobanu	MSc
	12	– CAD Tool for Digital Image Segmentation		Cornelia Ciotinga	MSc
	11	– CAD Tool for Digital Image Enhancement		Mihai Dinu	MSc
1985	10	– Systolic Floating Point Coprocessor: Multiplication & Division		Eugen Paşol	MSc
	9	– Systolic Floating Point Coprocessor: Addition & Subtraction		Liviu Zuzu	MSc
	8	– VLSI Ultra High-Speed Arithmetic Units		Marius Ionescu	MSc
	7	– Dedicated Serial Data Multiplier		Daniel Manica	MSc
	6	– Systolic Circuits for Convolution		Anca Tanga	MSc
5	– A Study of Permutation Networks for VLSI Implementation		Sorin Tene	MSc	
1984	4	– VLSI Rule Checking Expert System		Manuela Anton	MSc
	3	– High Speed Arithmetic Units		Bianca Tudor	MSc
	2	– Self-Testable RAM/CAM Memory		Cristina Borş	MSc
	1	– Self-Testable & Self-Repairable Correlation Circuit		Irina Manole	MSc

Service

2013 – 2015	University Promotion Advisory Group	Member
2009 – 2015	University Mubadala Technology (previously ATIC) Advisory Board	Member
2013 – 2015	Faculty Promotion Committee	Chair
2005 – 2013	Faculty Promotion Committee (except 2007 – 2008)	Member
2014 – 2015	Faculty Peer Evaluation of Teaching (PET) Committee	Member
2010 – 2013	University Council	Member
2008 – 2013	University Graduate Research Studies Board	Member
2008 – 2011	University Graduate Council	Member
2007 – 2009	University Technical Task Force	Member
2006 – 2010	University Research Affairs Committee	Member
2006 – 2007	University IT Receiving Committee	Member
2011 – 2013	Faculty Research Committee	Member
2011 – 2012	Faculty Graduate Program Committee	Member
2009 – 2011	Faculty Graduate Program Committee	Chair
2005 – 2011	Faculty Research & Graduate Studies Committee	Chair
2005 – 2008	Faculty Laboratories & Equipment Committee	Chair
2005 – 2006	Faculty Recruitment Committee	Chair
2006 – 2011	Faculty Strategic Planning Committee	Member
2006 – 2010	Faculty Recruitment Committee	Member
2006 – 2009	Faculty Honors Committee	Member
2006 – 2007	Faculty Academic Performance Assessment Committee	Member
2005 – 2011	Faculty Council	Member
2005 – 2008	Faculty Curriculum Committee	Member
2006 –	Established and leading Nano-ART = Nano Architectural Research Team	
2009	External examiner for one PhD thesis (member of the examination committee)	
2008	External examiner for four PhD theses (member of the examination committee)	
2007	External examiner for one PhD thesis (member of the examination committee)	
	External examiner HCT Men’s College, Abu Dhabi (9 students, 4 projects)	
2006	External examiner for one PhD thesis (member of the examination committee)	
2005	External examiner for one PhD thesis (member of the examination committee)	
2001 – 2005	Faculty Graduate Studies Committee	Member
2001 – 2005	Computer Engineering (Program) Committee	Member
1998 – 2001	International Computer Science Conventions / Academic Advisory Board	Member
1997 – 1998	Program Chairman of the IEEE Los Alamos Section	Chair
1985 – 1990	Secretary of the MSc Examination Board	
1987 July	Chair of the Students’ National Computer Training Camp (Sinaia, Romania)	Chair
1985 – 1990	Chair of the Students’ Group for Scientific Computer Research	Chair
2011 – 2015	Associate Editor IEEE Transactions on VLSI Systems	IEEE
2010 –	Associate Editor Nano Communication Networks	Elsevier
2009 –	Emerging Technologies Group on Nanoscale Communications	IEEE
2005 – 2008	Associate Editor IEEE Transactions on Neural Networks	IEEE
2005 –	Task Force on Nano Architectures	IEEE-CS
2003 –	Member of the Novel Nanoarchitectures Study Group CW4	SRC-NNI

Reviews

2016	[ongoing]				3 journals	22 conferences		
2015					8 journals	42 conferences		
2014	1 NSF				30 journals	45 conferences		
2013	1 NSF				31 journals	58 conferences		
2012				2 MSc	33 journals	46 conferences		
2011	1 NSF	2 EU			19 journals	31 conferences		
2010		1 EU		1 Cyprus	14 journals	24 conferences		
2009		1 EU	1 Belgium	1 Cyprus	1 PhD	13 journals	25 conferences	
2008	1 NSF	1 EU	1 Switzerland		4 PhDs	15 journals	33 conferences	
2007	1 NSF	1 EU			1 book	1 PhD	9 journals	28 conferences
2006	1 NSF		1 Switzerland		2 books	1 PhD	15 journals	15 conferences
2005	1 NSF		1 Belgium		1 book	1 PhD	5 journals	11 conferences
[...]								

Honours and Awards

3 Visiting

2016	Erasmus Mundus (Visiting Prof.)	European Union (hosted by TU Dresden / CfAED)	2 months
2013	Erasmus Mundus (Nano Scholar)	European Union (hosted by TU Dresden / CfAED)	1 month
2005 – 2011	Visiting Professor	Ulster University (UK)	

5 Fellowships

1999 – 2001	Rose Research Fellowship	Rose Research (USA)	0.1%
1996 – 1998	Director’s Postdoctoral Fellowship	Los Alamos National Laboratory (USA)	1.0%
1994 – 1996	HCM Research Fellowship	European Union (King’s College London, UK)	0.1%
1993 – 1994	Research Fellowship	Concerted Research Action (Flemish Community)	
1991	Fulbright Fellowship	Fulbright Commission (USA)	0.1%

2 Scholarships

1991 – 1993	Doctoral Scholarship	Katholieke Universiteit Leuven (Belgium)	1.0%
1975 – 1980	National Merit Scholarship	Ministry of Science & Education (Romania)	0.1%

Others

2009	Research Affairs Recognition Award	UAEU	1.0%
2009	Best Excellence in Scholarship Award	UAEU, College of IT	2.0%
2008	Best Paper Award	UAEU Annual Research Conference	1.0%
2003	Two Patents	US PTO (2)	
2002	Six Patents	US PTO (3), Taiwan PTO (3)	
2001	US resident under extraordinary ability	“VLSI implementations of neural networks”	
2001	Two Patents	US PTO (2)	
2000	Best Paper Award	IEEE CAS’2000	1.0%
1996	Senior Member	IEEE	8.0%
1994	PhD summa cum laude	Katholieke Universiteit Leuven (Belgium)	
1984	One Patent	Romanian PTO (1)	
1980	Best MSc Thesis Award	University “Politehnica” of Bucharest (Romania)	1.0%
1980	Best Paper Awards (three times)	University “Politehnica” of Bucharest (Romania)	1.0%
1977	Best Paper Awards (two times)	University “Politehnica” of Bucharest (Romania)	1.0%
1975	Highest Award (at graduation)	National College of Informatics (Romania)	0.1%
1971 – 1975	Gold Medal/First Prize (four times)	Romanian Physics Olympiad	0.1%

Memberships	IEEE	Institute of Electrical and Electronic Engineers IEEE (1992) Senior Member since 1996
	INNS	International Neural Network Society (since 1992)
	ENNS	European Neural Network Society (since 1991, founding member)
	ACM	Association for Computing Machinery (1999)
	MCFA	EU Marie Curie Fellowship Association (since 1999)
	CIRU	Centre International de Rencontres Universitaire / Lions Club International (since 1999)

1267 citations	Excluding self-citations (hand counted; available upon request)	246 publications
	Citation analysis (as of May 28, 2016)	# publications
391/254	Web of Science (including / excluding self-citations)	117
739	Scopus (including self-citations) http://www.scopus.com/authid/detail.url?authorId=7004865225	135
760	Semantic Scholar (including self-citations) https://www.semanticscholar.org/author/Valeriu-Beiu/1695884	
2029	Google Scholar (including self-citations) http://scholar.google.com/citations?user=5dqCk98AAAAJ&hl=en	246
2033	Publish or Perish (including self-citations)	292
		h
		9
		13
		22
		21

ANNEXES

Links related to vita

1971 – 1975	“Tudor Vianu” National College of Informatics	http://www.lbi.ro/
1975 – 1980	University “Politehnica” of Bucharest Faculty of Control & Computers CS&E Department MSc supervisor	http://www.upb.ro/en/ http://acs.pub.ro/en/ https://cs.pub.ro/ http://ro.wikipedia.org/wiki/Mircea_Petrescu
1980 – 1982	Research Institute for Computer Techniques	http://www.itc.ro/
1982 – 2001	University “Politehnica” of Bucharest Faculty of Control & Computers CS&E Department	http://www.upb.ro/en/ http://acs.pub.ro/en/ https://cs.pub.ro/
1991 – 1994	Katholieke Universiteit Leuven Faculty of Engineering EE Department (ESAT) PhD supervisor	http://www.kuleuven.be/english http://eng.kuleuven.be/ http://www.esat.kuleuven.be/ http://www.esat.kuleuven.be/stadius/person.php?persid=18
1994 – 1996	EU HCM Fellowship King’s College London School of Natural & Mathematical Sciences Department of Mathematics Centre for Neural Networks Scientific advisor	http://cordis.europa.eu/tmr/src/grants/chbi/chbig_ro.htm http://www.kcl.ac.uk/ http://www.kcl.ac.uk/nms/ http://www.kcl.ac.uk/nms/depts/mathematics/ http://www.mth.kcl.ac.uk/cnn/ [old; not active] http://en.wikipedia.org/wiki/John_G_Taylor
1996 – 1998	Los Alamos National Laboratory Nonproliferation & International Security	http://www.lanl.gov/ http://nis-www.lanl.gov/ [old; not active]
1998 – 2001	RN2R / Rose Research LLC	http://patents.justia.com/assignee/RN2RLLC.html
2001 – 2005	Washington State University School of EE&CS	http://www.wsu.edu/ http://school.eecs.wsu.edu/
2005 – 2011	University of Ulster Intelligent System Research Centre	http://www.ulster.ac.uk/ http://isrc.ulster.ac.uk/
2005 – 2015	United Arab Emirates University College of Information Technology	http://www.uaeu.ac.ae/en/ http://www.cit.uaeu.ac.ae/en/
2015 –	“Aurel Vlaicu” University of Arad	http://www.uav.ro/en/

Links to 4 invited presentations

- 2014 Bio-Inspired Designing with Arrays
CMOS Emerging Technology Research CMOSETR'14, Grenoble, France, July 8, 2014
<http://books.google.ca/books?id=OL3aAwAAQBAJ&pg=PA102>
- 2013 Why Biology Can and Silicon Can't
TUDresden, Germany, July 11, 2013
http://nano.tu-dresden.de/pages/seminar_636.html
http://nano.tu-dresden.de/pubs/slides_others/2013_07_11_Beiu.pdf
- 2010 Trustworthy Wings of the Mysterious Butterflies
International Nanotechnology Conference INC6, Grenoble, France, May 19, 2010
http://www.minatec.org/inc6/presentations/Wv1-1_Beiu.pdf
- 2010 On Brain Inspired Nano Interconnects (tutorial)
IEEE International Joint Conference on Neural Networks IJCNN'10, Barcelona, Spain, July 18, 2010
<http://cis.ieee.org/cis-educational-repository/cis-video-collection/cis-video-library.html?vid=35056547>
<http://cis.ieee.org/cis-educational-repository/cis-video-collection/cis-video-library.html?vid=35056562>